检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

107 册 图书

馆藏范围

107 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

48 篇 工学
- 44 篇 计算机科学与技术...
- 7 篇 控制科学与工程
- 7 篇 软件工程
- 2 篇 机械工程
- 2 篇 电子科学与技术（可...
- 1 篇 电气工程
- 1 篇 建筑学
- 1 篇 网络空间安全
5 篇 理学
- 5 篇 系统科学
4 篇 管理学
- 4 篇 管理科学与工程(可...

主题

56 篇 circuits and sys...
55 篇 processor archit...
5 篇 computer science
5 篇 computer archite...
3 篇 computers
2 篇 computer hardwar...
2 篇 information scie...
2 篇 synthesis
2 篇 the internet
2 篇 lectures
2 篇 amp
2 篇 systems analysis...
1 篇 memory managemen...
1 篇 computer
1 篇 parallelization
1 篇 techniques
1 篇 microarchitectur...
1 篇 coherence
1 篇 computer science...
1 篇 programming

机构

8 篇 princeton univer...
8 篇 georgia institut...
6 篇 duke university
5 篇 epfl
5 篇 google llc
5 篇 university of to...
5 篇 stanford univers...
4 篇 university of ca...
4 篇 harvard universi...
4 篇 intel corporatio...
3 篇 university of wi...
3 篇 yale university
3 篇 university of ca...
3 篇 national univers...
3 篇 meta
3 篇 nvidia
3 篇 intel
2 篇 columbia univers...
2 篇 university of vi...
2 篇 microsoft corpor...

作者

4 篇 david a. wood
4 篇 daniel j. sorin
3 篇 mark d. hill
3 篇 margaret martono...
3 篇 michael l. scott
3 篇 tushar krishna
2 篇 vaibhav gogte
2 篇 zishen wan
2 篇 tzvetan s. metod...
2 篇 yongshan ding
2 篇 drew penney
2 篇 joel s. emer
2 篇 angshuman parash...
2 篇 arun subramaniya...
2 篇 xiaowei wang
2 篇 bo yu
2 篇 reetuparna das
2 篇 james larus
2 篇 ruby b. lee
2 篇 steven bell

语言

99 篇 英文
8 篇 中文

检索条件"丛书名=Synthesis lectures in computer architecture,"

共 107 条记录，以下是21-30 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Hardware and Software Support for Virtualization

引用

丛书名： synthesis lectures on computer architecture

2017年

作者： Bugnion, Edouard Nieh, Jason Tsafrir, Dan

ISBN: (数字)9781627056885

ISBN: (纸本)9781627056939

This book focuses on the core question of the necessary architectural support provided by hardware to efficiently run virtual machines, and of the corresponding design of the hypervisors that run them. Virtualization is still possible when the instruction set architecture lacks such support, but the hypervisor remains more complex and must rely on additional *** the focus on architectural support in current architectures, some historical perspective is necessary to appropriately frame the problem. The first half of the book provides the historical perspective of the theoretical framework developed four decades ago by Popek and Goldberg. It also describes earlier systems that enabled virtualization despite the lack of architectural support in *** is often the case, theory defines a necessary but not sufficient Set of features, and modern architectures are the result of the combination of the theoretical framework with insights derived from practical systems. The second half of the book describes state-of-the-art support for virtualization in both x86-64 and ARM processors. This book includes an in-depth description of the CPU, memory, and I/O virtualization of these two processor architectures, as well as case studies on the Linux/KVM, VMware, and Xen hypervisors. It concludes with a performance comparison of virtualization on current-generation x86- and ARM-based systems across multiple hypervisors.

关键词： computer architecture \u0026 logic design\/computer vision\/

来源：评论

学校读者我要写书评

暂无评论

On-Chip Networks: Second Edition 2.

引用

丛书名： synthesis lectures on computer architecture

2017年

作者： Jerger, Natalie Enright Krishna, Tushar Peh, Li-Shiuan

ISBN: (数字)9781627059961

ISBN: (纸本)9781627059145

This book targets engineers and researchers familiar with basic computer architecture concepts who are interested in learning about on-chip networks. This work is designed to be a short synthesis of the most critical concepts in on-chip network design. It is a resource for both understanding on-chip network basics and for providing an overview of state of the-art research in on-chip networks. We believe that an overview that teaches both fundamental concepts and highlights state-of-the-art designs will be of great value to both graduate students and industry engineers. While not an exhaustive text, we hope to illuminate fundamental concepts for the reader as well as identify trends and gaps in on-chip network research. With the rapid advances in this field, we felt it was timely to update and review the state of the art in this second edition. We introduce two new chapters at the end of the book. We have updated the latest research of the past years throughout the book and also expanded our coverage of fundamental concepts to include several research ideas that have now made their way into products and, in our opinion, should be textbook concepts that all on-chip network practitioners should know. For example, these fundamental concepts include message passing, multicast routing, and bubble flow control schemes.

关键词： computer science\/computer networking \u0026 communications\/technology: general issues

来源：评论

学校读者我要写书评

暂无评论

Die-stacking architecture Die-stacking Architecture

引用

丛书名： synthesis lectures on computer architecture

2015年

作者： Xie, Yuan Zhao, Jishen

ISBN: (数字)9781627057660

ISBN: (纸本)9781627057653

The emerging three-dimensional (3D) chip architectures, with their intrinsic capability of reducing the wire length, promise attractive solutions to reduce the delay of interconnects in future microprocessors. 3D memory stacking enables much higher memory bandwidth for future chip-multiprocessor design, mitigating the "memory wall" problem. In addition, heterogenous integration enabled by 3D technology can also result in innovative designs for future microprocessors. This book first provides a brief introduction to this emerging technology, and then presents a variety of approaches to designing future 3D microprocessor systems, by leveraging the benefits of low latency, high bandwidth, and heterogeneous integration capability which are offered by 3D technology.

关键词： Systems Analysis \u0026 Design

来源：评论

学校读者我要写书评

暂无评论

Analyzing Analytics

引用

丛书名： synthesis lectures on computer architecture

2015年

作者： Bordawekar, Rajesh Bob Blainey Puri, Ruchir

ISBN: (数字)9781627058360

ISBN: (纸本)9781627058353

This book aims to achieve the following goals: (1) to provide a high-level survey of key analytics models and algorithms without going into mathematical details; (2) to analyze the usage patterns of these models; and (3) to discuss opportunities for accelerating analytics workloads using software, hardware, and system approaches. The book first describes 14 key analytics models (exemplars) that span data mining, machine learning, and data management domains. For each analytics exemplar, we summarize its computational and runtime patterns and apply the information to evaluate parallelization and acceleration alternatives for that exemplar. Using case studies from important application domains such as deep learning, text analytics, and business intelligence (BI), we demonstrate how various software and hardware acceleration strategies are implemented in practice. This book is intended for both experienced professionals and students who are interested in understanding core algorithms behind analytics workloads. It is designed to serve as a guide for addressing various open problems in accelerating analytics workloads, e.g., new architectural features for supporting analytics workloads, impact on programming models and runtime systems, and designing analytics systems.

关键词：

来源：评论

学校读者我要写书评

暂无评论

On Chip Interconnects (synthesis lectures on computer architecture) 1

引用

丛书名： synthesis lectures on computer architecture

2009年

作者： Li-shuan Peh

ISBN: (纸本)9781598295849

With the ability to integrate a large number of cores on a single chip, research into on-chip networks to facilitate communication becomes increasingly important. On-chip networks seek to provide a scalable and high-bandwidth communication substrate for multi-core and many-core architectures. High bandwidth and low latency within the on-chip network must be achieved while fitting within tight area and power budgets. In this lecture, we examine various fundamental aspects of on-chip network design and provide the reader with an overview of the current state-of-the-art research in this field. Table of Contents: Introduction / Interface with System architecture / Topology / Routing / Flow Control / Router Microarchitecture / Conclusions

关键词： Networks on a chip

来源：评论

学校读者我要写书评

暂无评论

The Data Center as a computer (synthesis lectures on computer architecture) 1

引用

丛书名： synthesis lectures on computer architecture

2009年

作者： Luiz Barroso

ISBN: (纸本)9781598295566

As computation continues to move into the cloud, the computing platform of interest no longer resembles a pizza box or a refrigerator, but a warehouse full of computers. These new large datacenters are quite different from traditional hosting facilities of earlier times and cannot be viewed simply as a collection of co-located servers. Large portions of the hardware and software resources in these facilities must work in concert to efficiently deliver good levels of Internet service performance, something that can only be achieved by a holistic approach to their design and deployment. In other words, we must treat the datacenter itself as one massive warehouse-scale computer (WSC). We describe the architecture of WSCs, the main factors influencing their design, operation, and cost structure, and the characteristics of their software base. We hope it will be useful to architects and programmers of today's WSCs, as well as those of future many-core platforms which may one day implement the equivalent of today's WSCs on a single board. Table of Contents: Introduction / Workloads and Software Infrastructure / Hardware Building Blocks / Datacenter Basics / Energy and Power Efficiency / Modeling Costs / Dealing with Failures and Repairs / Closing Remarks

关键词： warehouse scale design introduction computer datacenter

来源：评论

学校读者我要写书评

暂无评论

A Primer on Hardware Prefetching

引用

丛书名： synthesis lectures on computer architecture

2014年

作者： Falsafi, Babak Wenisch, Thomas F.

ISBN: (数字)9781608459537

ISBN: (纸本)9781608459520

Since the 1970, microprocessor-based digital platforms have been riding Moore law, allowing for doubling of density for the same area roughly every two years. However, whereas microprocessor fabrication has focused on increasing instruction execution rate, memory fabrication technologies have focused primarily on an increase in capacity with negligible increase in speed. This divergent trend in performance between the processors and memory has led to a phenomenon referred to as the emory Wall. To overcome the memory wall, designers have resorted to a hierarchy of cache memory levels, which rely on the principal of memory access locality to reduce the observed memory access time and the performance gap between processors and memory. Unfortunately, important workload classes exhibit adverse memory access patterns that baffle the simple policies built into modern cache hierarchies to move instructions and data across cache levels. As such, processors often spend much time idling upon a demand fetch of memory blocks that miss in higher cache levels. Prefetching redicting future memory accesses and issuing requests for the corresponding memory blocks in advance of explicit accesses is an effective approach to hide memory access latency. There have been a myriad of proposed prefetching techniques, and nearly every modern processor includes some hardware prefetching mechanisms targeting simple and regular memory access patterns. This primer offers an overview of the various classes of hardware prefetchers for instructions and data proposed in the research literature, and presents examples of techniques incorporated into modern microprocessors.

关键词：

来源：评论

学校读者我要写书评

暂无评论

FPGA-Accelerated Simulation of computer Systems

引用

丛书名： synthesis lectures on computer architecture

2014年

作者： Angepat, Hari Chiou, Derek Chung, Eric S.

ISBN: (数字)9781627052146

ISBN: (纸本)9781627052139

To date, the most common form of simulators of computer systems are software-based running on standard computers. One promising approach to improve simulation performance is to apply hardware, specifically reconfigurable hardware in the form of field programmable gate arrays (FPGAs). This manuscript describes various approaches of using FPGAs to accelerate software-implemented simulation of computer systems and selected simulators that incorporate those techniques. More precisely, we describe a simulation architecture taxonomy that incorporates a simulation architecture specifically designed for FPGA accelerated simulation, survey the state-of-the-art in FPGA-accelerated simulation, and describe in detail selected instances of the described techniques. Table of Contents: Preface / Acknowledgments / Introduction / Simulator Background / Accelerating computer System Simulators with FPGAs / Simulation Virtualization / Categorizing FPGA-based Simulators / Conclusion / Bibliography / Authors' Biographies

关键词：

来源：评论

学校读者我要写书评

暂无评论

Multithreading architecture 1

引用

丛书名： synthesis lectures on computer architecture

2013年

作者： Nemirovsky, Mario Tullsen, Dean

ISBN: (数字)9781608458561

ISBN: (纸本)9781608458554

Multithreaded architectures now appear across the entire range of computing devices, from the highest-performing general purpose devices to low-end embedded processors. Multithreading enables a processor core to more effectively utilize its computational resources, as a stall in one thread need not cause execution resources to be idle. This enables the computer architect to maximize performance within area constraints, power constraints, or energy constraints. However, the architectural options for the processor designer or architect looking to implement multithreading are quite extensive and varied, as evidenced not only by the research literature but also by the variety of commercial implementations. This book introduces the basic concepts of multithreading, describes a number of models of multithreading, and then develops the three classic models (coarse-grain, fine-grain, and simultaneous multithreading) in greater detail. It describes a wide variety of architectural and software design tradeoffs, as well as opportunities specific to multithreading architectures. Finally, it details a number of important commercial and academic hardware implementations of multithreading. Table of Contents: Introduction / Multithreaded Execution Models / Coarse-Grain Multithreading / Fine-Grain Multithreading / Simultaneous Multithreading / Managing Contention / New Opportunities for Multithreaded Processors / Experimentation and Metrics / Implementations of Multithreaded Processors / Conclusion

关键词： Systems Analysis \u0026 Design

来源：评论

学校读者我要写书评

暂无评论

Resilient architecture Design for Voltage Variation

引用

丛书名： synthesis lectures on computer architecture

2013年

作者： Reddi, Vijay Janapa Gupta, Meeta Sharma

ISBN: (数字)9781608456383

ISBN: (纸本)9781608456376

Shrinking feature size and diminishing supply voltage are making circuits sensitive to supply voltage fluctuations within the microprocessor, caused by normal workload activity changes. If left unattended, voltage fluctuations can lead to timing violations or even transistor lifetime issues that degrade processor robustness. Mechanisms that learn to tolerate, avoid, and eliminate voltage fluctuations based on program and microarchitectural events can help steer the processor clear of danger, thus enabling tighter voltage margins that improve performance or lower power consumption. We describe the problem of voltage variation and the factors that influence this variation during processor design and operation. We also describe a variety of runtime hardware and software mitigation techniques that either tolerate, avoid, and/or eliminate voltage violations. We hope processor architects will find the information useful since tolerance, avoidance, and elimination are generalizable constructs that can serve as a basis for addressing other reliability challenges as well. Table of Contents: Introduction / Modeling Voltage Variation / Understanding the Characteristics of Voltage Variation / Traditional Solutions and Emerging Solution Forecast / Allowing and Tolerating Voltage Emergencies / Predicting and Avoiding Voltage Emergencies / Eliminiating Recurring Voltage Emergencies / Future Directions on Resiliency

关键词： computer Science

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共11页 << < 1 2 3 4 5 6 7 8 9 10 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：