版权所有:内蒙古大学图书馆 技术提供:维普资讯• 智图
内蒙古自治区呼和浩特市赛罕区大学西街235号 邮编: 010021
作者机构:Univ Brasilia Brasilia DF Brazil Univ Fed Piaui Teresina Brazil
出 版 物:《IEEE LATIN AMERICA TRANSACTIONS》 (IEEE. Lat. Am. Trans.)
年 卷 期:2020年第18卷第12期
页 面:2166-2173页
核心收录:
主 题:Hardware Kernel Software Pipeline processing Computer architecture VLIW Tools Modulo scheduling Reconfigureable Architectures Software pipelining
摘 要:With the increasing complexity of the applications, there is an urgent need for solutions to improve the performance of these applications. It is noted that the loops present in some of them are responsible for up to 71% of the code execution time. So, optimizing the loop s execution it is possible to accelerate the execution of the whole application. This performance gain can be obtained with the use of software pipelining. This work proposes RENOIR, a tool that uses software pipelining technique through the implementation of the modulo scheduling algorithm, developed in software, that acts in the generation of configurations for a coarse-grained reconfigurable architecture (CGRA). RENOIR is implemented in a compiler, which receives an application and generates a code that can run on a gem5 implementation of a CGRA that includes a RISC-V microprocessor and a thin reconfigurable array. The results show that all the applications tested achieved an improvement in performance, reaching a gain of 2,32x in certain applications.