版权所有:内蒙古大学图书馆 技术提供:维普资讯• 智图
内蒙古自治区呼和浩特市赛罕区大学西街235号 邮编: 010021
作者机构:NATL CHIAO TUNG UNIVCTR TELECOMMUN RESHSINCHU 30039TAIWAN
出 版 物:《IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS》 (IEE Proc Circuits Devices Syst)
年 卷 期:1995年第142卷第5期
页 面:282-292页
核心收录:
学科分类:0808[工学-电气工程] 080902[工学-电路与系统] 0809[工学-电子科学与技术(可授工学、理学学位)] 08[工学] 080402[工学-测试计量技术及仪器] 0804[工学-仪器科学与技术]
主 题:CONVOLUTIONAL DECODING METRIC SEARCHING SEQUENTIAL DECODING SYSTOLIC ARRAYS TRELLIS MODULATION
摘 要:The operating speed of a sequential decoder with stack algorithm is usually limited by the time to search the best node for further extension. This problem can be completely alleviated by using the systolic priority queue to replace the stack memory. However, the systolic priority queues developed previously are accessible only in the cases when the number of inputs processed is small. This is because the complexity of a queue grows up quickly as the volume of data flowing through it increases. Since the largest amount of data flowing through a systolic priority queue is equal to the number of inputs to this queue, the systolic priority queue is not suitable for a system with many inputs. A modified version of previously developed circuits is proposed. The number of transmission gates required in this circuit is proportional to 3N instead of N-2, where N is the number of inputs. And the total number of control signals is proportional to 3N(2) instead of N-3. But the number of comparators required is proportional to C-2(N+1), as before. This modified circuit can be used in cases where the number of inputs is small (N less than or equal to 8). A new algorithm for the multiple-inputs systolic priority queue (MISPQ) is proposed. By using this algorithm, a MISPQ may be implemented with several smaller queues, each is used to process a part of data in the MISPQ. Since the volume of data flowing through each queue is small, these queues will be simpler. However, some additional circuits should be used for the interactions between queues. A circuit for implementing this algorithm is presented and its complexity is analysed. The number of transmission gates for the MISPQ is proportional to 3N, the number of control signals is proportional to (3N(2)/2), and the number of comparators is proportional to 4C(2)(N/2+1). Thus this new architecture is feasible for large N (e.g. N greater than or equal to 8).