A Highly Parallel and Scalable CABAC Decoder for Next Generation Video Coding

作     者：Sze, Vivienne Chandrakasan, Anantha P. 

作者机构：Texas Instruments Inc Syst & Applicat R&D Ctr Dallas TX 75432 USA MIT Microsyst Technol Labs Cambridge MA 02139 USA 

出 版 物：《IEEE JOURNAL OF SOLID-STATE CIRCUITS》 (IEEE J Solid State Circuits)

年 卷 期：2012年第47卷第1期

页      面：8-22页

核心收录：

学科分类：0808[工学-电气工程] 08[工学] 

基　　金：Texas Instruments Graduate Women's Fellowship for Leadership in Microelectronics NSERC 

主　　题：CABAC CMOS digital integrated circuits entropy coding HEVC H.264/AVC low-power electronics parallel algorithms parallel architectures video codecs video coding 

摘      要：Future video decoders will need to support high resolutions such as Quad Full HD (QFHD, 4096 x 2160) and fast frame rates (e. g., 120 fps). Many of these decoders will also reside in portable devices. Parallel processing can be used to increase the throughput for higher performance (i.e., processing speed), which can be traded-off for lower power with voltage scaling. The next generation standard called High Efficiency Video Coding (HEVC), which is being developed as a successor to H.264/AVC, not only seeks to improve the coding efficiency but also to account for implementation complexity and leverage parallelism to meet future power and performance demands. This paper presents a silicon prototype for a pre-standard algorithm developed for HEVC (H.265) called Massively Parallel CABAC (MP-CABAC) that addresses a key video decoder bottleneck. A scalable test chip is implemented in 65-nm and achieves a throughput of 24.11 bins/cycle, which enables it to decode the max H.264/AVC bit-rate (300 Mb/s) with only a 18 MHz clock at 0.7 V, while consuming 12.3 pJ/bin. At 1.0 V, it decodes a peak of 3026 Mbins/s for a bit-rate of 2.3 Gb/s, enough for QFHD at 186 fps. Both architecture and joint algorithm-architecture optimizations used to reduce critical path delay, area cost and memory size are discussed.