检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

2,682 篇 会议
56 册 图书
54 篇 期刊文献

馆藏范围

2,792 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,839 篇 工学
- 1,626 篇 计算机科学与技术...
- 845 篇 软件工程
- 338 篇 电气工程
- 220 篇 电子科学与技术（可...
- 208 篇 信息与通信工程
- 84 篇 控制科学与工程
- 62 篇 光学工程
- 57 篇 机械工程
- 41 篇 仪器科学与技术
- 38 篇 生物医学工程（可授...
- 38 篇 生物工程
- 31 篇 材料科学与工程（可...
- 25 篇 动力工程及工程热...
- 21 篇 化学工程与技术
- 20 篇 建筑学
- 15 篇 土木工程
- 13 篇 力学（可授工学、理...
- 12 篇 交通运输工程
499 篇 理学
- 342 篇 数学
- 113 篇 物理学
- 51 篇 系统科学
- 48 篇 生物学
- 30 篇 统计学（可授理学、...
- 26 篇 化学
173 篇 管理学
- 119 篇 管理科学与工程(可...
- 62 篇 图书情报与档案管...
- 49 篇 工商管理
40 篇 医学
- 30 篇 临床医学
- 14 篇 基础医学(可授医学...
15 篇 法学
- 15 篇 社会学
9 篇 经济学
9 篇 农学
8 篇 文学
2 篇 军事学
1 篇 教育学

主题

360 篇 parallel process...
219 篇 computer archite...
205 篇 graphics process...
146 篇 parallel archite...
135 篇 graphics process...
129 篇 hardware
115 篇 parallel algorit...
112 篇 image processing
98 篇 computational mo...
94 篇 concurrent compu...
87 篇 instruction sets
86 篇 field programmab...
83 篇 algorithm design...
79 篇 multicore proces...
77 篇 signal processin...
76 篇 parallel process...
66 篇 parallel program...
60 篇 gpu
59 篇 throughput
59 篇 kernel

机构

11 篇 natl univ def te...
6 篇 college of compu...
6 篇 school of comput...
6 篇 hosei univ dept ...
6 篇 natl univ def te...
5 篇 univ aizu dept c...
5 篇 carleton univ sc...
5 篇 school of comput...
5 篇 computer science...
5 篇 city university ...
4 篇 chinese acad sci...
4 篇 univ michigan ad...
4 篇 institute of com...
4 篇 univ chinese aca...
4 篇 school of comput...
4 篇 univ jaume 1 dep...
4 篇 hainan internati...
4 篇 tech univ cluj n...
4 篇 department of co...
4 篇 beihang universi...

作者

11 篇 jack dongarra
10 篇 roman wyrzykowsk...
9 篇 konrad karczewsk...
9 篇 quintana-orti en...
7 篇 dongarra jack
7 篇 kothapalli kisho...
6 篇 hannig frank
6 篇 liu jie
6 篇 su jinshu
6 篇 nakano koji
6 篇 peng shietung
6 篇 li yamin
6 篇 chu wanming
6 篇 wyrzykowski roma...
6 篇 thulasiraman par...
5 篇 ito yasuaki
5 篇 jerzy waśniewski
5 篇 wang guojun
5 篇 geyong min
5 篇 wanlei zhou

语言

2,756 篇 英文
14 篇 中文
11 篇 俄文
11 篇 其他
2 篇 乌克兰文
1 篇 西班牙文

检索条件"任意字段=10th International Conference on Algorithms and Architectures for Parallel Processing"

共 2792 条记录，以下是371-380 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Performance Analysis of parallel FIR Digital Filter Based on Even Symmetric Fast FIR Algorithm using Different Adders

Performance Analysis of Parallel FIR Digital Filter Based on...

引用

international conference of Electronics, Communication and Aerospace Technology (ICECA)

作者： S Narendran B T Geetha Institute of Electronics and Communication Engineering Saveetha School of Engineering SIMATS Chennai India

ISBN: (纸本)9781665435253

the ultimate goal of the research work is to analyze the performance of FIR filter designed based on FFA algorithm. the proposed structure aims at area-optimized adders which are designed for symmetric coefficient that reduces hardware cost in the design with a constrain that the filter tap is of even order. Area analysis of silicon chip is performed using different adders like Ripple Carry Adder (RCA), Carry Look-Ahead Adder (CLA) and Conditional Sum Adder (COS). Performance analysis report for a 3 parallel 96-tap filter is considered based on the above adder, where the RCA requires less area utilization compared to other three adders. the symmetric convolution-based RCA Fast FIR Algorithm (FFA) structure requires only 896 slices whereas COS requires 1024 slices and CLA requires 960 slices. For higher-order, FIR filter structure of 1024 or higher taps, the savings in the area utilization for RCA based FFA is approximately 10% and 15% compared to CLA and COS basedFFA respectively because COS requires more hardware building blocks. the RCA based FFA increases the latency by approximately 9% and 7% compared to CLA and COS based FFA respectively, and there will be a trade-off.

关键词： Costs Finite impulse response filters Signal processing algorithms Digital signal processing Filtering algorithms Approximation algorithms Hardware

来源：评论

学校读者我要写书评

暂无评论

Pipeline Architecture for N==K*2L Bit Modular ALU: Case Study between Current Generation Computing and Vedic Computing

Pipeline Architecture for N==K*2L Bit Modular ALU: Case Stud...

引用

international conference for Convergence of Technology (I2CT)

作者： G.N. Chiranjeevi Subhash Kulkarni Department of Electronics and Communication Engineering PESIT-Bangalore South Campus Bangalore Affiliated to Visvesvaraya Technological University Belagavi Karnataka India

ISBN: (纸本)9781728188768;9781728188775

this paper describes a design architecture that performs mathematical operations using Vedic sutra for upward compatibility in pipeline manner. In spite of increasing the area, performance and reducing power, Vedic architecture have observed to be inherently compatible with higher efficiency for pipeline architecture. However Vedic architecture leads to additional flexibility starting from 2-bit base modules to 8-bit modules (L=1,2,3) and pipeline can be compactable to any base modules for any given length. Many researchers proposed arithmetic algorithms at simulation level using vedic sutra. these algorithm have been evaluated with better performance, area and speed. the literature has been widely found to be towards individual arithmetical operators like multiplier, square and cube and so on. A consolidated computing architecture, especially N-bit ALU is yet be realized Generalized N-bit ALU, can always be realized using pipeline modular architecture. the proposition is on realizing N-bit using `2^L, as base modules using `K' modules in pipelining. the authors have extensively verified modular architecture for 4-Bit modules for 16 bit and 32 bit pipelined operations. Individually multiplication using Urdhva Tiryakbhyam, division using Dhwajanka sutra, square using Dwandwayoga sutra. MAC unit which involves multiplication algorithms used in FFT and IFFT using sutras of Vedic mathematics and it is possible to achieve reduce version interms of speed and delay, compared to different generations of ALU the authors are now exploring N-bit ALU architecture FPGA implementation using Vedic sutras with flexible modular pipeline architecture and mainly targeted for Digital Signal processing applications.

关键词： Computational modeling Signal processing algorithms Process control Computer architecture Digital signal processing parallel architectures Delays

来源：评论

学校读者我要写书评

暂无评论

Method of efficient use of memory in image processing 10

Method of efficient use of memory in image processing

引用

10th Annual international conference on Biologically Inspired Cognitive architectures, BICA 2019

作者： Zvyagin, Alexey Fetisov, Vladislav Chernyakov, Petr Bokitko, Gleb Bocharov, Yuri National Research Nuclear University MEPhI Kashirskoe shosse 31 Moscow115409 Russia Nakhimovsky prosp. 36-1 Moscow117218 Russia

the article discusses an implementation of the algorithm of the optimal use of RAM by a digital filter in image processing systems. the advantages of such an algorithm with respect to the entire frame buffering technique are considered. the performance of the proposed solution is demonstrated by a series of software and hardware tests implemented in FPGA. Using the algorithm allows to achieve significant memory savings and improve image quality after processing when implementing neural network methods for pattern recognition and classification, which is especially important for vision systems of small autonomous moving objects with severe restrictions on the amount of hardware and energy resources. the proposed algorithm has been tested in several software tests and hardware-verified in FPGA. © 2020 the Authors. Published by Elsevier B.V.

关键词： Field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Series-parallel differential power processing scheme for maximised power extraction from mismatched photovoltaic panels 10

Series-parallel differential power processing scheme for max...

引用

10th international conference on Power Electronics, Machines and Drives, PEMD 2020

作者： Etarhouni, Mohamed Chong, Benjamin Zhang, Li School of Electronic and Electrical Engineering University of Leeds Leeds United Kingdom

ISBN: (纸本)9781839535635

In recent years, there has been an increasing interest in utilising Differential Power processing converters (DPP) in Photovoltaic (PV) applications to achieve the maximum power point tracking (MPPT), minimum losses and high efficiency under unequal lighting conditions. this paper presents a novel Series and parallel (SP) DPP converters scheme, with a proper control technique to optimise the system output power under mismatch conditions compared to that of a conventional 2×2 SP array which is protected with bypass diodes. the simulation results of such system show significant improvements in the total power of the SP-DPP system under PSCs. © PEMD *** right reserved.

关键词： Photovoltaic cells

来源：评论

学校读者我要写书评

暂无评论

Supporting Older Drivers' Visual processing of Intersections - Effects of Providing Prior Information

Supporting Older Drivers' Visual Processing of Intersections...

引用

10th international conference on Applied Human Factors and Ergonomics (AHFE) / international conference on Human Factors in Transportation

作者： Beggiato, Matthias Hartwich, Franziska Petzoldt, Tibor Krems, Josef Tech Univ Chemnitz Cognit & Engn Psychol Wilhelm Raabe Str 43 D-09120 Chemnitz Germany Tech Univ Dresden Traff & Transportat Psychol Helmholtzstr 10 D-01069 Dresden Germany

ISBN: (纸本)9783030205034;9783030205027

Due to age-related functional declines and changes in mobility patterns, older drivers struggle with complex traffic situations such as intersections. Innovative driver assistance systems could provide support for this group. One assistance approach addresses older drivers' tendency to process multiple information successively (serially) rather than simultaneously (parallel) by providing prior information about complex traffic situations. therefore, we evaluated a contact-analogue head-up display informing drivers about the right-of-way regulation and structure of approaching intersections. Using the newly developed Surrogate Complexity Method, we examined the effects of presenting accurate and inaccurate prior information on the accuracy and speed of perceiving traffic situations in 26 older (65-85 years) and 26 younger (25-45 years) drivers. Prior information aided drivers from both age groups in identifying more relevant aspects of the intersections without increasing response time. However, experiencing system failures (inaccurate information) did offset this positive effect for the study's duration, particularly for older drivers.

关键词： Visual processing speed Augmented Reality System failures Surrogate Complexity Method Prior information Older driver

来源：评论

学校读者我要写书评

暂无评论

international Joint conference: 12th international conference on Computational Intelligence in Security for Information Systems, CISIS 2019 and 10th international conference on European Transnational Education, ICEUTE 2019

International Joint Conference: 12th International Conferenc...

引用

international Joint conference: 12th international conference on Computational Intelligence in Security for Information Systems, CISIS 2019 and 10th international conference on European Transnational Education, ICEUTE 2019

ISBN: (纸本)9783030200046

the proceedings contain 35 papers. the special focus in this conference is on Computational Intelligence in Security for Information Systems. the topics include: Deep Wavelet Extreme Learning Machine for Data Classification;palm Vein Age and Gender Estimation Using Center Symmetric-Local Binary Pattern;neuro-Evolutionary Feature Selection to Detect Android Malware;improving Blockchain Security Validation and Transaction processing through Heterogeneous Computing;anomaly Detection on Patients Undergoing General Anesthesia;an Internet Voting Proposal Towards Improving Usability and Coercion Resistance;linearization of Cryptographic Sequences;On-the-Fly Testing an Implementation of Arrow Lightweight PRNG Using a LabVIEW Framework;a Novel Construction for Streaming Networks with Delays;comparison of System Call Representations for Intrusion Detection;hyot: Leveraging Hyperledger for Constructing an Event-Based Traceability System in IoT;data Mining for Statistical Evaluation of Summative and Competency-Based Assessments in Mathematics;looking for the Antidote for Contaminated Water: Learning through an Escape Game;enhancing Collaborative Learning through Pedagogical Alignment;rules_Math: Establishing Assessment Standards;evaluate Mathematical Competencies in Engineering Using Video-Lessons;statistical Methods – What Is the Problem Here?;enhancing the Learning of Cryptography through Concept Maps;analysis of Student Achievement Scores: A Machine Learning Approach;analysis of Teacher Training in Mathematics in Paraguay’s Elementary Education System Using Machine Learning Techniques;Efficient Verification of Security Protocols Time Properties Using SMT Solvers;cooperative Evaluation Using Moodle;automatic Categorization of Introductory Programming Students;using Scratch to Improve Undergraduate Students’ Skills on Artificial Intelligence;project-Based Methodology to Lecture on Web Frameworks Applied to the Management of Health-Related Data;mirkwood: An Online parallel Craw

关键词：

来源：评论

学校读者我要写书评

暂无评论

Developing Ontology of Properties and Its Methods of Use 10th

Developing Ontology of Properties and Its Methods of Use

引用

10th Annual international conference on Biologically Inspired Cognitive architectures, BICA 2019

作者： Maksimov, Nikolay V. Gavrilkina, Anastasia S. Kuzmina, Viktoryi A. Shirokov, Valeriy I. National Research Nuclear University MEPhI Kashirskoe shosse 31 Moscow Russia JSC ASE Dmitrovskoe shosse 2/1 Moscow Russia

ISBN: (纸本)9783030257187

Developing ontology of properties and units of measurement includes fundamental properties links and units of measurement, as well as links that show the formation of concepts. General accepted metrology definitions used as the basis of ontology construction. Semiotic ontology nature taken into account: ontology includes the signs system – appellations, designations, linguistic constructions that represent information in a communicative form, as well as concepts, measures, relations that allow modeling the reality. Examples of ontology applying in the consistent representation of objects parameters analysis are shown and their using in automatic properties and values extractions from texts. © 2020, Springer Nature Switzerland AG.

关键词： Text processing

来源：评论

学校读者我要写书评

暂无评论

A Feasibility Study for Natural Disaster Simulations Using a Fully Explicit SPH Method in a GPU Environment 10th

A Feasibility Study for Natural Disaster Simulations Using a...

引用

10th international conference on Structural Engineering and Construction Management, ICSECM 2019

作者： Senadheera, H.T. Asai, M. Morikawa, D.S. Department of Civil Engineering Faculty of Engineering Kyushu University Fukuoka Japan

ISBN: (纸本)9789811572210

Mesh-free particle methods are increasingly being used instead of grid based numerical methods in many engineering applications, including free-surface fluid flows. Smoothed Particle Hydrodynamics (SPH) method is one such meshless, Lagrangian particle method utilized for modeling large deformations or flows with free surfaces. In SPH, the problem domain is discretized into particles without any connectivity and physical quantities of the flow are obtained by tracing the motion of particles. SPH was originally developed for compressible flow and has later been improved to satisfy the incompressible condition by various authors. In typical incompressible smoothed particle hydrodynamics (ISPH) formulations, a semi-implicit integration scheme is applied to particle discretized equations to solve incompressible flow problems. this requires solving linear equations, which takes up a lot of device memory, thus limiting the possibility of carrying out large scale problems. this study explains the application of a fully-explicit time integration scheme for fluid simulations using the ISPH method. In addition, we used a GPU environment for the computer simulations through an authorial program written in CUDA Fortran. thus, the purposes were to avoid the need of solving linear equations, therefore reducing memory usage and to utilize the parallel processing power of GPU to accelerate the code. On the other hand, GPU is more widely available compared to supercomputer CPUs, which is the generally used environment for ISPH calculations. Dam-break simulations and validation tests were conducted to validate the proposed SPH method. With the proposed method and computational environment, the calculation speed was increased and memory usage was decreased significantly and large fluid simulations could be carried out. thus, the proposed method and improvements could pave way in simulating large-scale problems, such as tsunami run-up analyses and other natural disaster simulations. © 2

关键词： Graphics processing unit

来源：评论

学校读者我要写书评

暂无评论

parallel Stateful Logic in RRAM: theoretical Analysis and Arithmetic Design 30

Parallel Stateful Logic in RRAM: Theoretical Analysis and Ar...

引用

30th IEEE international conference on Application-Specific Systems, architectures and Processors (ASAP)

作者： Wang, Feng Luo, Guojie Sun, Guangyu Zhang, Jiaxi Huang, Peng Kang, Jinfeng Peking Univ Ctr Energy Efficient Comp & Applicat Beijing Peoples R China Peking Univ Inst Microelect Beijing Peoples R China

ISBN: (纸本)9781728116013

processing-in-memory (PIM) provides massive parallelism with high energy efficiency and becomes a promising solution to the "memory wall" problem. Recently, the emerging metal-oxide resistive random access memory (RRAM) has shown its potential to design a PIM architecture. Several stateful logic operations, e.g., NOR and NAND, can be executed in parallel in an RRAM crossbar. Although previous works have designed some algorithms using the stateful logic, it is still under exploration how to fully exploit its potential high parallelism and design an asymptotically fast algorithm for a given function. In this work, we theoretically analyze the parallelism in an RRAM crossbar and design several asymptotically optimal arithmetic algorithms. In detail, we first propose the Single Instruction Multiple Lines (SIML) model to unify the stateful logic families and prove three lower bounds on the time complexity of a parallel RRAM algorithm. then, we design three algorithms for integer addition functions with the stateful logic, guided by the lower bound analysis. All of them reach the time complexity lower bound. Finally, We make two extensions of the integer addition algorithms, supporting multiplication functions by decomposing them to additions and supporting the flex-point data type by proposing an exponent and mantissa update flow. Experimental evaluation shows that our integer algorithms achieves a speedup up to 13.79x over the previous RRAM algorithms. Our flex-point implementation achieves a 26.60x speedup and saves 73.68% energy compared to an ARM.

关键词： Time complexity Computer architecture parallel processing Computational modeling Resistance Switches Random access memory

来源：评论

学校读者我要写书评

暂无评论

parallel Searching on Biological Networks 27

Parallel Searching on Biological Networks

引用

27th Euromicro international conference on parallel, Distributed and Network-Based processing (PDP)

作者： Bombieri, Nicola Bonnici, Vincenzo Giugno, Rosalba Univ Verona Dipartimento Informat Strata Grazie 15 I-37134 Verona Italy

ISBN: (纸本)9781728116440

Software applications for biological networks analysis rely on graphs to model the structure interactions. A great part of them requires searching for subgraphs in a target graph or in collections of graphs. Even though very efficient algorithms have been defined to solve such a subgraph isomorphisms problem, the complexity of current real biological networks make their sequential execution time prohibitive. On the other hand, parallel architectures, from multi-core to many-core, have become pervasive to deal with the problem of the data size. Nevertheless, the sequential nature of the graph searching algorithms makes their implementation for parallel architectures very challenging. this paper presents three different parallel solutions for the graph searching problem. the first two target the exact search for multi-core CPUs and many-core GPUs, respectively. the third one targets the approximate search for GPUs, which handles node, edge, and node label mismatches. the paper shows how different techniques have been developed in all the solutions to reduce the search space complexity. the paper shows the performance of the proposed solutions on representative biological networks containing antiviral chemical compounds and protein interactions networks.

关键词： Biology Search problems Complexity theory Graphics processing units Indexes Topology

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共280页 << < 34 35 36 37 38 39 40 41 42 43 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：