Hardware/software co-design usually encounters serious problems to guarantee strong real-time constraints while serving many interrupt routines. We present an enhanced register-based RISC processor, which is capable o...
详细信息
Hardware/software co-design usually encounters serious problems to guarantee strong real-time constraints while serving many interrupt routines. We present an enhanced register-based RISC processor, which is capable of launching every interrupt routine within two clock cycles. this processor is implemented as soft IP-Module and features a customizable instruction set, extensive parameterization, and a synthesis model with separate core and interfaces. An automatic derivation of adequate test vectors from the current parameter setting verifies the correct functionality.
the verification of software is more complex than hardware due to inherent flexibilities (dynamic behavior) that incur a multitude of possible system states. the verification of Concurrent embeddedreal-time Software ...
详细信息
the verification of software is more complex than hardware due to inherent flexibilities (dynamic behavior) that incur a multitude of possible system states. the verification of Concurrent embeddedreal-time Software (CERTS) is all the more difficult due to its concurrency and embeddedness. the work presented shows how the complexity of CERTS verification can be reduced significantly through answering common engineering questions such as when, where, and how one must verify embedded software. Application examples illustrate the usefulness of our technique in increasing verification scalability.
RISC architecture plays a major role in recent embeddedsystems design. the notorious drawback of a RISC machine is its poor code density. Many research works have been proposed to reduce the code density. However, th...
详细信息
ISBN:
(纸本)0780365984
RISC architecture plays a major role in recent embeddedsystems design. the notorious drawback of a RISC machine is its poor code density. Many research works have been proposed to reduce the code density. However, they either need a sophisticated compression-decompression mechanism, or are suitable for specific applications. In this paper, a method to compress a post-compilation program is proposed to improve code density while introducing minimal hardware overhead. the salient features of our technique are: (1) the decompression circuitry depends only on the instruction set of a processor and so is reusable for any application running on the same processor; and (2) there is no limitation on the size of the program to be compressed. We demonstrate our technique on SPEC CINT95 benchmark programs using the ARM7TDMI instruction set and achieve an average code size reduction of 19.8%.
the Faculty of Information Technology and systems (ITS) of Delft University of Technology (DUT) has developed an efficient and effective strategy for the implementation of research programs in the fields of telecommun...
详细信息
ISBN:
(纸本)8390666235
the Faculty of Information Technology and systems (ITS) of Delft University of Technology (DUT) has developed an efficient and effective strategy for the implementation of research programs in the fields of telecommunications transmission and radar, the international Research Centre for Telecommunications transmission and Radar (IRCTR). Under the auspices of the IRCTR, cooperation with a large number of national and internally scientific institutes and companies has been established. For the last decade many companies, institutions and universities have participated in the radar and remote sensing research activities of DUT. As a result of that, the radar technology and systems, antennas and propagation and remote sensing research carried out at the Delft University of Technology has gained national and international recognition. In addition to radar there are the immense developments taking place in wireless communications which need to be addressed. Broadband communications are growing sectors with important applications in office automation, logistics services, personal communications and satellite communications. Unique research facilities for radars and communications have been built. these include DARR (Delft Atmospheric Research Radar), SOLIDAR (solid state radar), TARA (transportable atmospheric radar), DUCAT (Delft University Chamber for Antenna Tests) and CM-MM wave test and measurement equipment, as well as unique real-time computer and signal processing systems.
Proposes a very small on-chip multimedia real-time operating system (OS) for embedded system LSIs and demonstrates its usefulness on MPEG-2 multimedia applications. the real-time OS, which has a new cyclic task with &...
详细信息
We present an approach to static priority preemptive process scheduling for the synthesis of hard real-time distributed embeddedsystems where communication plays an important role. the communication model is based on...
详细信息
More and more, society depends on computer based technical systems, which are being applied for both control and automation functions under realtime constraints. these so-called "embedded computer systemsii"...
详细信息
this paper introduces an implementation of a clock synchronization method for NTP (Network time Protocol). NTP is widely used and an effective application protocol in maintaining time synchronization over the network....
详细信息
Low power and energy consumption will always be an essential requirement in many real-timeembeddedapplications. Voltage scaling is a relatively novel approach to reducing energy consumption. the idea is that a proce...
详细信息
the proceedings contain 74 papers. the topics discussed include: software dependability considered as the main problem of contemporary realtimecomputing;state restoration in real-timesystems;dynamic adjustment of s...
ISBN:
(纸本)0769503063
the proceedings contain 74 papers. the topics discussed include: software dependability considered as the main problem of contemporary realtimecomputing;state restoration in real-timesystems;dynamic adjustment of serialization order using timestamp intervals in real-time databases;value-driven multi-class overload management;adaptive data broadcast strategy for transactions with multiple data requests in mobile computing environments;a framework for scheduling in safety-critical embedded control systems;feasibility intervals for the deadline driven scheduler with arbitrary deadlines;scheduling periodic task systems to minimize output jitter;adaptive bandwidth reservation for multimedia computing;and pipeline timing analysis using a trace-driven simulator.
暂无评论