In hardware video encoders, the quantization and dequantization modules can consume a significant amount of hardware resources. this paper presents optimization methods for FPGA architectures of the modules. the metho...
详细信息
ISBN:
(纸本)9781479945580
In hardware video encoders, the quantization and dequantization modules can consume a significant amount of hardware resources. this paper presents optimization methods for FPGA architectures of the modules. the methods allow a better utilization of resources available in DSP units and the reduction of general-purpose logic elements. Different versions of architectures are developed for FPGA Altera Arria II devices. Implementation results show that the multiple reduction of general-purpose logic is achieved. Moreover, the utilization of registers embedded in DSP allows the doubled clock frequency.
this document focuses on he problem of diagnostics of an electrical drive equipped with a voltage source inverter (VSI) the attention is concentrated on a hardware design or a power system diagnostics A new concept of...
详细信息
A novel resistance calculation method based on eigen calculus of the circuit's nodal admittance matrix is described and evaluated in this paper. More specifically, the calculation time efficiency of the method is ...
详细信息
ISBN:
(纸本)9781479945580
A novel resistance calculation method based on eigen calculus of the circuit's nodal admittance matrix is described and evaluated in this paper. More specifically, the calculation time efficiency of the method is examined and comparison to the traditional LU factorization based method is made. this evaluation is based on real and complex matrices that are both symmetrical and non-symmetrical as well. circuits sizes taken into account range from 25 to 3600 nodes. the obtained results demonstrate the time efficiency of this method, especially, for non-symmetrical matrices. the proposed method could be used to speed-up the fault simulations and improve test development of analog circuits.
this paper presents a scalable asynchronous dataflow processor. the main idea of the presented processor architecture is that the processing elements (PEs) are intelligent and can communicate directly with each other....
详细信息
ISBN:
(纸本)1424401844
this paper presents a scalable asynchronous dataflow processor. the main idea of the presented processor architecture is that the processing elements (PEs) are intelligent and can communicate directly with each other. A control element (CE) is used to solve possible conflicts between the data transferring of PEs and to control the execution of the program.
the significance of low cost small satellites used for scientific research and practical applications continuously grows. Current satellite OBC (On-Board Computer) microcontrollers have integrated various digital peri...
详细信息
ISBN:
(纸本)9781509024674
the significance of low cost small satellites used for scientific research and practical applications continuously grows. Current satellite OBC (On-Board Computer) microcontrollers have integrated various digital peripherals and interfaces. However, a common Real Time Unit (RTU) requires interfacing to simple analogue sensors and actuators. Here we present a novel RTU microcontroller which includes a 13-bit Analog-to-Digital Converter (ADC) and two 12-bit Digital-to-Analog Converters (DAC). Furthermore, it includes a 32KB internal SRAM memory and a 32KB internal flash memory. this enables an easy construction of a software-controlled embedded system which is easily interfaced to existing hardware sensors and actuators. the chip is produced in IHP 250nm technology using radiation hardening by design. the operating frequency is 80 MHz. A 3-bit clock divider, as well as clock-and power-gating are used for reducing power consumption which is measured to be 0,8W in operation.
the paper deals withthe problems of logic function decomposition in Reed-Muller spectral domain. the Ashenhurst and the Curtis decompositions are considered. the decompositions are executed on Positive Polarization R...
详细信息
ISBN:
(纸本)9781424411610
the paper deals withthe problems of logic function decomposition in Reed-Muller spectral domain. the Ashenhurst and the Curtis decompositions are considered. the decompositions are executed on Positive Polarization Reed-Muller spectrum of decomposed functions. the elaborated methods of decomposition are guided to implementation of logic functions in LUT based FPGA. the results are very promising.
In this paper, we propose an innovative emulation-based framework for the generation of test programs oriented to SMT microprocessor validation. the two major characteristics of the proposed framework are an effective...
详细信息
this paper deals withdesign of Physical Unclonable Functions (PUFs) based on FPGA. the goal was to propose a cheap, efficient and secure device identification or even a cryptographic key generation based on PUFs. the...
详细信息
ISBN:
(纸本)9781479967803
this paper deals withdesign of Physical Unclonable Functions (PUFs) based on FPGA. the goal was to propose a cheap, efficient and secure device identification or even a cryptographic key generation based on PUFs. therefore, a proposal of a ring oscillator (RO) based PUF producing more output bits from one RO pair is presented. 24 Digilent Basys 2 FPGA boards were tested and statistically evaluated indicating suitability of the proposed design for device identification.
Extension of a BIST design algorithm is proposed in this paper. the method is based on a synthesis of a combinational block-the decoder, transforming pseudo-random code words into deterministic test patterns pre-compu...
详细信息
ISBN:
(纸本)1424401844
Extension of a BIST design algorithm is proposed in this paper. the method is based on a synthesis of a combinational block-the decoder, transforming pseudo-random code words into deterministic test patterns pre-computed by an ATPG tool. the column-matching algorithm is used to designthe decoder. Using this algorithm, maximum of decoder outputs is tried to be matched withthe decoder inputs, yielding the outputs be implemented as wires, thus without any logic. the newly proposed enhancement consists in a major generalization of the method. the ATPG possibility of generating more than one test vectors for one fault is exploited, yielding smaller area overhead. the complexity of the resulting BIST logic reduction is evaluated for some of the ISCAS benchmarks.
Power-gating techniques have been adopted so far to reduce the static power consumption of an Integrated Circuit (IC). Power gating is usually implemented by means of several power switches. Manufacturing defects affe...
详细信息
ISBN:
(纸本)9781479945580
Power-gating techniques have been adopted so far to reduce the static power consumption of an Integrated Circuit (IC). Power gating is usually implemented by means of several power switches. Manufacturing defects affecting power switches can lead to increase the actual static power consumption and, in the worst case they can completely isolate a functional block of the IC. In this paper we present a novel design for Test & Diagnosis to increase the test quality and diagnosis accuracy of power switches. the proposed approach has been validated through SPICE simulations on ITC'99 benchmark circuits.
暂无评论