Applying finite-state verification techniques to software systems looks attractive because they are capable of detecting very subtle defects in the logic design of these systems. Nevertheless, the integration of exist...
详细信息
Applying finite-state verification techniques to software systems looks attractive because they are capable of detecting very subtle defects in the logic design of these systems. Nevertheless, the integration of existing formal verification tools within programming environments is not yet easy, mainly because of the semantic gap between widely used programming languages and the languages used to describe system requirements. In this paper, we propose a formal requirement specification notation based on linear temporal logic, with regard to object oriented program elements, such as classes and interfaces. the specification is inherently object oriented and is meant for the verification of concurrent and distributed software systems. (C) 2003 Elsevier Inc. All rights reserved.
In this paper we present and prove both negative and positive theoretical results concerning the representation and evaluation of first order logic clauses using genetic algorithms. Over the last few years, a few appr...
详细信息
Applying finite-state verification techniques to software systems looks attractive because they are capable of detecting very subtle defects in the logic design of these systems. Nevertheless, the integration of exist...
详细信息
Applying finite-state verification techniques to software systems looks attractive because they are capable of detecting very subtle defects in the logic design of these systems. Nevertheless, the integration of existing formal verification tools within programming environments is not yet easy, mainly because of the semantic gap between widely used programming languages and the languages used to describe system requirements. In this paper, we propose a formal requirement specification notation based on linear temporal logic, with regard to object oriented program elements, such as classes and interfaces. the specification is inherently object oriented and is meant for the verification of concurrent and distributed software systems. (C) 2003 Elsevier Inc. All rights reserved.
We show a systematic methodology to create DSP + field-programmable logic hybrid architectures by viewing it as a hardware/software codesign problem. this enables an embedded processor architect to evaluate the trade-...
详细信息
ISBN:
(纸本)3540408223
We show a systematic methodology to create DSP + field-programmable logic hybrid architectures by viewing it as a hardware/software codesign problem. this enables an embedded processor architect to evaluate the trade-offs in the increase in die area due to the field programmable logic and the resultant improvement in performance or code size. We demonstrate our methodology withthe implementation of a Viterbi decoder. A key result of the paper is that the addition of a field-programmable data alignment unit (FPDAU) between the register-file and the computational blocks provides 15%-22% improvement in the performance of a Viterbi decoder on the state-of-the-art TigerSHARC DSP. the area overhead of the FPDAU is small relative to the DSP die size and does not require any changes to the programming model or the instruction set architecture.
New non-HDL programming models for signal processing in FPGAs have focused primarily on building high-performance data paths. Along withthe ability to construct sophisticated custom signal processors comes increased ...
详细信息
ISBN:
(纸本)3540408223
New non-HDL programming models for signal processing in FPGAs have focused primarily on building high-performance data paths. Along withthe ability to construct sophisticated custom signal processors comes increased requirements for creating complex control circuitry. Recent enhancements to System Generator for DSP begin to address this need by providing mechanisms that include co-simulation interfaces to extend Simulink with HDL semantics, automatic compilation from Matlab m-code into Simulink and VHDL, and embedded microcontrollers. In this paper, we describe how such mechanisms can be used in a QAM receiver designed for a CCSDS standard.
the issues related to designing architectures for agents that need to be able to adapt to changing circumstances during deployment are discussed. this research is being carried out in the context of the Smart Internet...
详细信息
ISBN:
(纸本)9783540399179
the issues related to designing architectures for agents that need to be able to adapt to changing circumstances during deployment are discussed. this research is being carried out in the context of the Smart Internet technology Cooperative Research Center. the first attempt in this project at an architecture involves integrating BDI agent architectures for the reasoning component and reinforcement learning for the learning component. In the research, the learning system used to approximate the Q-function is ALKEMY, a decision-tree learning system with a foundation in higher-order logic.
Induction of the effects of actions considered here consists in learning an action description of a dynamic system from evidence on its behavior. General logic-based induction methods can deal withthis problem but, u...
详细信息
ISBN:
(纸本)9783540399179
Induction of the effects of actions considered here consists in learning an action description of a dynamic system from evidence on its behavior. General logic-based induction methods can deal withthis problem but, unfortunately, most of the solutions provided have the frame problem. To cope withthe frame problem induction under suitable nonmonotonic formalisms has to be used, though this kind of induction is not well understood yet. We propose an alternative method that relies on the identification of a monotonic induction problem whose solutions correspond one-to-one to those of the original problem without the frame problem. From this result induction of the effects of actions can be characterized under current monotonic induction methods.
the Python Hardware Description Language (PyHDL) provides a scripting interface to object-oriented hardware design in C++. PyHDL uses the PamDC and PAM-Blox libraries to generate FPGA circuits. the main advantage of s...
详细信息
ISBN:
(纸本)3540408223
the Python Hardware Description Language (PyHDL) provides a scripting interface to object-oriented hardware design in C++. PyHDL uses the PamDC and PAM-Blox libraries to generate FPGA circuits. the main advantage of scripting languages is a reduction in development time for high-level designs. We propose a two-step approach: first, use scripting to explore effects of composition and parameterisation;second, convert the scripted designs into compiled components for performance. Our results show that, for small designs, our method offers 5 to 7 times improvement in turnaround time. For a large 10x10 matrix vector multiplier, our method offers respectively 365% and 19% improvement in turnaround time over purely scripting and purely compiled methods.
this paper describes a lightweight Field Programmable Gate Array (FPGA) circuit design that supports the simultaneous programming of multiple devices at different locations throughout the Internet. this task is accomp...
详细信息
In this paper we present compiler extensions for the Molen programming paradigm, which is a sequential consistency paradigm for programming custom computing machines (CCM). the compiler supports instruction set extens...
详细信息
暂无评论