检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

39 篇 会议
1 篇 期刊文献

馆藏范围

40 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

27 篇 工学
- 25 篇 计算机科学与技术...
- 11 篇 电气工程
- 11 篇 电子科学与技术（可...
- 10 篇 软件工程
- 6 篇 动力工程及工程热...
- 6 篇 信息与通信工程
- 2 篇 控制科学与工程
- 1 篇 机械工程
- 1 篇 材料科学与工程（可...
- 1 篇 建筑学
- 1 篇 土木工程
12 篇 理学
- 11 篇 数学
- 3 篇 统计学（可授理学、...
- 2 篇 物理学
7 篇 管理学
- 6 篇 管理科学与工程(可...
- 5 篇 工商管理
- 1 篇 图书情报与档案管...
3 篇 经济学
- 3 篇 应用经济学
1 篇 教育学
- 1 篇 教育学

主题

18 篇 field programmab...
3 篇 field programmab...
3 篇 fpga
2 篇 routing
2 篇 technology mappi...
2 篇 design automatio...
2 篇 convolution
2 篇 hardware
2 篇 circuits
2 篇 logic design
1 篇 logic optimizati...
1 篇 table lookup
1 篇 computer science
1 篇 performance
1 篇 performance gain
1 篇 function evaluat...
1 篇 fpgas
1 篇 failure analysis
1 篇 signal generator...
1 篇 concurrent compu...

机构

2 篇 department of ee...
1 篇 meiji university...
1 篇 univ british col...
1 篇 washington unive...
1 篇 xilinx research ...
1 篇 university of ca...
1 篇 department of el...
1 篇 brigham young un...
1 篇 so illinois univ...
1 篇 univ london impe...
1 篇 altera toronto t...
1 篇 université pierr...
1 篇 university of wa...
1 篇 department of ee...
1 篇 xilinx inc. san ...
1 篇 lip6 12 rue cuvi...
1 篇 a2e ltd livingst...
1 篇 graz university ...
1 篇 school of design...
1 篇 the pennsylvania...

作者

3 篇 mishchenko alan
3 篇 brayton robert
2 篇 jang stephen
2 篇 hauck scott
2 篇 cong jason
1 篇 chang michael
1 篇 kenneth b. kent
1 篇 liu jianhua
1 篇 jagannathan asho...
1 篇 steven j. e. wil...
1 篇 miriam leeser
1 篇 ken eguro
1 篇 tessier russell
1 篇 william berrie
1 篇 toshiyuki tsutsu...
1 篇 anderson jason h...
1 篇 dehon andre
1 篇 cheung peter y. ...
1 篇 jiang jie-hong r...
1 篇 wilton steven j....

语言

40 篇 英文

检索条件"任意字段=14th ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA 2006"

共 40 条记录，以下是31-40 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Armada: timing-driven pipeline-aware routing for fpgas 06

Armada: timing-driven pipeline-aware routing for FPGAs

引用

Proceedings of the 2006 acm/sigda 14th international symposium on field programmable gate arrays

作者： Ken Eguro Scott Hauck University of Washington Seattle WA

ISBN: (纸本)9781595932921

While previous research has shown that fpgas can efficiently implement many types of computations, their flexibility inherently limits their clock rate. Several research groups have attempted to address this by developing new architectures that include registered switchpoints within their interconnect. Unfortunately, this pipelined communication presents a new and difficult problem for detailed routing tools. Known as the N-Delay Routing Problem, it has been proven to be NP-Complete. Although there have been two heuristics developed to address this issue, both have certain limitations and neither approach considers timing during the routing process. While timing-driven conventional routing is largely considered to be a solved problem, there are several issues inherent to the N-Delay Routing problem make addressing timing particularly difficult. In this paper we discuss the nature of these problems and present a new timing-driven pipeline-aware router that produces as much as 60% better critical path delay than previous efforts.

关键词： pipeline fpga pipeline routing reconfigurable computing

来源：评论

学校读者我要写书评

暂无评论

Efficient use of communications between an fpga's embedded processor and its reconfigurable logic 06

Efficient use of communications between an FPGA's embedded p...

引用

Proceedings of the 2006 acm/sigda 14th international symposium on field programmable gate arrays

作者： Joshua Noseworthy Miriam Leeser Mercury Computer Systems Chelmsford MA Northeastern University Boston MA

ISBN: (纸本)9781595932921

fpga manufacturers have recently embedded hard core microprocessors in fpga fabric to improve the processing capabilities of their architectures. We present a study of using the Xilinx Virtex family's embedded PowerPC405 processor. We use a Software Defined Radio (SDR) application as a vehicle for investigating effective communications between the PowerPC405 Processor and the surrounding fpga fabric. A challenging aspect of developing applications that target the PowerPC is the interfacing of the processor with the surrounding reconfigurable logic. We have implemented a dozen different versions of a Software Defined Radio (SDR) application to exercise the various interfaces that enable communication between the processor and the surrounding fpga fabric. the implementations differ only in the interfaces used. Our study investigates the use of the On Chip Memory (OCM) interface, the Processor Local Bus (PLB) and the On-chip Processor Bus (OPB).We investigate the best interfaces for different data including instructions, stack, heap and user data. Our results indicate that the performance of the SDR application can be increased by as much as 60 percent just by choosing the interfaces that are most appropriate for the different types of data in the implementation. this demonstrates that the performance of fpga applications that use the embedded processor are dramatically effected by the mechanisms chosen to enable communication between the processor and its surrounding resources.

关键词：

来源：评论

学校读者我要写书评

暂无评论

A novel methodology for designing high-performance and low-energy fpga routing architecture 06

A novel methodology for designing high-performance and low-e...

引用

Proceedings of the 2006 acm/sigda 14th international symposium on field programmable gate arrays

作者： Konstantinos Siozios Konstantinos Tatas Dimitrios Soudris Antonios thanailakis Democritus University of Thrace Xanthi Greece

ISBN: (纸本)9781595932921

fpga architecture characteristics and capabilities changed and improved significantly the last years, from a homogeneous and regular architecture to a heterogeneous (or piece-wise homogeneous) and piece-wise regular architecture. the platform-based design allows to designer to build a customized fpga architecture, using specific blocks, depending on the application domain requirements. Due to the fact that about 70-90% of typical an fpga is occupied by routing resources, many researchers have spent much effort on minimizing energy consumption and on achieving higher frequencies. their clear message was the fact that the interconnection structure dominates the total power dissipation and performance. A typical interconnection network of fpga consists of the Switch Boxes (SBs) and the wire segments. In this paper, we propose a novel methodology for designing a high-performance and low-energy routing architecture of an island style-based fpga platform. the basic idea behind the new methodology is to choose the corresponding performance and energy efficient combination of multiple SBs and the appropriate wire segment, taking into account the considered application-domain characteristics. More specifically, the proposed methodology selects the appropriate combination of SBs, depending on the localized performance and energy consumption requirements of each specific region of fpga architecture. the efficiency of an SB and wire segment is characterized by analyzing parameters such as performance, energy dissipation and the number of required tracks for successful application routing. Using MCNC benchmarks, extensive comparison study proves the effectiveness of the proposed approach achieving performance increase of 52% and reduction of energy consumption 12%, in average.

关键词：

来源：评论

学校读者我要写书评

暂无评论

A multilevel hierarchical interconnection structure for fpga 06

A multilevel hierarchical interconnection structure for FPGA

引用

Proceedings of the 2006 acm/sigda 14th international symposium on field programmable gate arrays

作者： Hayder Mrabet Zied Marrakchi Pierre Souillot Habib Mehrez Université Pierre et Marie Curie Paris France Ecole Polytechnique France

ISBN: (纸本)9781595932921

Creation of large fpgas needs radical efficient changes in architecture to improve speed, density and software mapping time. Based on industry experience with standard ASICs, we believe that partitioning and hierarchy become an obligation for fpga hardware and software developments. As an alternative we propose a new Multilevel hierarchical fpga (Mfpga) architecture where logic blocks and routing resources are sparsely partitioned into multilevel clustered structure. Since the routing resources consume most of the fpga area, we focus on interconnect check. We try to achieve the best area efficiency by balancing interconnect and logic block utilization. the proposed Mfpga interconnect unifies two unidirectional programmable networks: A downward network based on the Butterfly-Fat-Tree topology, and an upward network that uses hierarchy. the Downward network uses linear populated and unidirectional switch boxes and gives one path from each wire-source in the top to each leaf (logic block) in the lowest level. the upward network connects the logic blocks outputs and the input pads to the different levels of the downward network. Studies based on the Rent's Rule show that wiring and switch requirements in the Mfpga grow slower than in traditional topologies. We used MCNC benchmark circuits to compare the switch and area requirements between our Mfpga architecture and the traditional mesh topology. New software tools for placement and routing were developed to conduct this study on the Mfpga architecture. Expermimental results show that Mfpga can implement circuits with fewer switches and a smaller total area than mesh architecture.

关键词：

来源：评论

学校读者我要写书评

暂无评论

A programmable majority logic array using molecular scale electronics 06

A programmable majority logic array using molecular scale el...

引用

Proceedings of the 2006 acm/sigda 14th international symposium on field programmable gate arrays

作者： Garrett S. Rose Mircea R. Stan University of Virginia Charlottesville VA

ISBN: (纸本)9781595932921

We present a computer architecture design that utilizes molecular electronic devices fabricated from self-assembled monolayers (SAM) of molecules. this architecture has been designed for a process being developed at the University of Virginia where molecules are assembled via vapor phase deposition. As this process lends itself nicely to developing multiple layers of devices on a single substrate, the circuit and architectural designs presented here exist in three dimensions. through this work we show how molecular electronics naturally allows for 3D integration at the *** design consists of two types of molecular devices: switches with memory and resonant tunneling diodes (RTD). these switching molecules are patterned between layers of metal to form a uniform crossbar array that can behave similar to a programmable logic array (PLA). In this design, the crossbar arrays drive rows of circuits, referred to as Goto pairs, consisting of two stacked molecular RTDs. As described in previous work, a Goto pair with only one resistor driving its input functions as a latch whereas the circuit acts as a majority gate when driven by multiple resistors. Since the crossbar arrays can be programmed such that the various Goto pairs are driven by different numbers of inputs, the overall circuit has the ability to implement logic as networks of latches and majority gates. Using crossbar arrays in this way is somewhat different from other approaches in that logic is not simply implemented in the array but is a product of both the array and the Goto pair functionality.

关键词：

来源：评论

学校读者我要写书评

暂无评论

Configuration tools for a new multilevel hierarchical fpga 06

Configuration tools for a new multilevel hierarchical FPGA

引用

Proceedings of the 2006 acm/sigda 14th international symposium on field programmable gate arrays

作者： Marrakchi Zied Mrabet Hayder Mehrez Habib LIP6 12 rue cuvier Paris

ISBN: (纸本)9781595932921

In this paper we evaluate a new multi-level hierarchical Mfpga. the specific architecture includes two unidirectional programmable networks: A downward network based on the Butterfly-Fat-Tree topology and a special hierarchical upward network. the Downward network uses linear populated and unidirectional Switch Boxes (SBs) and gives one path from each wire-source in the top to reach a leaf (Logic Block: LB) in the lowest level. the upward network connects the LBs output and the input Pads to the SBs situated in different levels of the downward network. New tools are developed to program the new architecture. the global placement approach uses a combination of clustering and partitioning with adaptations to deal with the multi-level interconnect topology. First we run a multi-level bottom-up clustering to reduce external connections. Second we run a multi-level top-down refinement to reduce signals bandwidth of clusters in each level. A detailed placer defines the position of each LB inside a cluster and considers more complex routing constraints. the router is an adaptation of Pathfinder. the global routing consists on selecting the level to use. Signals routing is immediate since path to reach a destination is predictable and unique. Results are based on the MCNC benchmarks and they quantify the LB occupancy and routability. Comparison with the traditional symmetric Manhattan mesh architecture shows that Mfpga can implement circuits with fewer switches and a smaller total area.

关键词：

来源：评论

学校读者我要写书评

暂无评论

A streaming fpga implementation of a steerable filter for real-time applications (abstract only) 11

A streaming FPGA implementation of a steerable filter for re...

引用

Proceedings of the 19th acm/sigda international symposium on field programmable gate arrays

作者： Srinidhi Kestur Dharav Dantara Vijaykrishnan Narayanan The Pennsylvania State University University Park PA USA

ISBN: (纸本)9781450305549

Oriented filters are used in many early vision and image processing tasks for feature extraction at arbitrary orientations. Steerable filters are a class of filters in which a filter of arbitrary orientation is synthesized as a linear combination of a set of basis filters. In this work, we describe a streaming implementation of a steerable filter on fpgas, which includes a two-dimensional convolution filter and a modulator for modulation by a set of oriented sine waves. We present a highly configurable streaming 2D convolution implementation and a novel separable look-up-table based implementation of the modulation step. this steerable filter has been extended to multiple resolutions to realize a steerable pyramid filter. Experimental results on a Virtex6 fpga show that the steerable pyramid filter provides up to 14X and 21X speedups over related fpga and CPU implementations respectively. this work was supported in part by a grant from NSF 0916887 and DARPA Neovision2 programs.

关键词： pyramid filter ml605 gabor filter fpga implementation convolution steerable filter modulation

来源：评论

学校读者我要写书评

暂无评论

Design space exploration of throughput-optimized arrays from recurrence abstractions (abstract only) 10

Design space exploration of throughput-optimized arrays from...

引用

Proceedings of the 18th annual acm/sigda international symposium on field programmable gate arrays

作者： Arpith C. Jacob Jeremy D. Buhler Roger D. Chamberlain Washington University in St. Louis St. Louis MO USA

ISBN: (纸本)9781605589114

Many compute-bound software applications have seen order-of-magnitude speedups using application-specific accelerators built on specialized architectures such as field-programmable gate arrays. these architectures are particularly good at implementing systems of recurrence equations realized as systolic arrays. We pursue high-level synthesis tools for recurrence equations that can search the space of possible parallel array designs to optimize various design criteria. Most existing approaches produce an array that is latency-space optimal. We target applications that operate on a large collection of small inputs, e.g. a database of biological sequences. For these applications, overall throughput, rather than latency per input, is the most important measure of *** this work we introduce a new design space exploration procedure to optimize throughput of a systolic array subject to area and bandwidth constraints of an fpga device. We show that the throughput of an array is dependent on the maximum number of lattice points executed by any processor in the array, which is determined solely by the array's projection vector. We describe a bounded search process to find throughput-optimized projection vectors, discovering a range of array designs that are optimal for inputs of various *** have written a tool in C++ that accepts recurrence descriptions and produces throughput-optimized array mappings. We have applied our technique to the banded Smith-Waterman and Nussinov RNA folding algorithms, and present novel arrays that are 4-33x and 2-14x faster, respectively, than the currently-used latency-optimized array.

关键词： dynamic programming systolic array throughput optimization fpga recurrences

来源：评论

学校读者我要写书评

暂无评论

A Novel Development for Parallel Cyclic Convolution: the Super Block Pseudocirculant Matrix

A Novel Development for Parallel Cyclic Convolution: The Sup...

引用

Quality of Service, 2006 14th IEEE international Workshop on;Princeton,NJ

作者： Marvi Teixeira Y. Ivan Rodriguez Angel Gonzalez Electrical and Computer Engineering and Computer Science Department Polytechnic University of Puerto Rico Hato Rey Puerto Rico

As opposed to Prime Factor type algorithms, the only requirement made by parallel cyclic convolution techniques based on block Pseudocirculant matrices is that the convolution length be composite. Highly composite lengths, in particular, give a larger variety of implementation choices. In this paper we offer an introduction to new mathematical constructs, the Super Block Pseudocirculant Matrix, and the Block Pseudocyclic Shift Operator, as a base to derive further structures for this important class of parallel, one dimensional, cyclic convolution algorithms based on block pseudocirculant matrices. their modular composition makes them suitable for implementation in VLSI, fpga or multiprocessor computers in either a pipelined or a parallel fashion. Block pseudocirculants appear in fields such as precoding systems, transmultiplexers, polyphase networks, block filtering, QMF banks, and others, therefore the new mathematical constructs introduced in this paper may have an impact that transcend its sole applications to parallel cyclic convolution and its related applications.

关键词： Convolution Tin Concurrent computing Very large scale integration Computer science field programmable gate arrays Filter bank Filtering Application software Discrete cosine transforms

来源：评论

学校读者我要写书评

暂无评论

An Architecture for Exploiting Multi-Core Processors to Parallelize Network Intrusion Prevention

An Architecture for Exploiting Multi-Core Processors to Para...

引用

Quality of Service, 2006 14th IEEE international Workshop on;Princeton,NJ

作者： Vern Paxson Robin Sommer Nicholas Weaver Lawrence Berkeley National Laboratory International Computer Science Institute International Computer Science Institute

It is becoming increasingly difficult to implement effective systems for preventing network attacks, due to the combination of (1) the rising sophistication of attacks requiring more complex analysis to detect, (2) the relentless growth in the volume of network traffic that we must analyze, and, critically, (3) the failure in recent years for uniprocessor performance to sustain the exponential gains that for so many years CPUs enjoyed ("Moore's Law"). For commodity hardware, tomorrow's performance gains will instead come from multicore architectures in which a whole set of CPUs executes concurrently. Taking advantage of the full power of multi-core processors for network intrusion prevention requires an in-depth approach. In this work we frame an architecture customized for parallel execution of network attack analysis. At the lowest layer of the architecture is an "Active Network Interface" (ANI), a custom device based on an inexpensive fpga platform. the ANI provides the inline interface to the network, reading in packets and forwarding them after they are approved. It also serves as the front-end for dispatching copies of the packets to a set of analysis threads. the analysis itself is structured as an event-based system, which allows us to find many opportunities for concurrent execution, since events introduce a natural, decoupled asynchrony into the flow of analysis while still maintaining good cache locality. Finally, by associating events with the packets that ultimately stimulated them, we can determine when all analysis for a given packet has completed, and thus that it is safe to forward the pending packet - providing none of the analysis elements previously signaled that the packet should instead be discarded.

关键词： Multicore processing Failure analysis Performance analysis Performance gain Signal analysis Telecommunication traffic Hardware field programmable gate arrays Dispatching Yarn

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共4页 << < 1 2 3 4 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：