检索结果-内蒙古大学图书馆

29th International symposium on computer architecture and high performance computing SBAC-PAD

作者： de Araujo, Joao Paula Arantes, Luciana Duarte, Elias P., Jr. Rodrigues, Luiz A. Sens, Pierre Univ Paris 06 UPMC Sorbonne Univ CNRSINRIALIP6 Paris France Univ Fed Parana Curitiba Parana Brazil Western Parana State Univ Cascavel Brazil

ISBN: (纸本)9781509012336

In this paper we present VCube-PS, a topic-based Publish/Subscribe system built on the top of a virtual hypercube-like topology. Membership information and published messages to subscribers (members) of a topic group are broadcast over dynamically built spanning trees rooted at the message's source. For a given topic, delivery of published messages respects causal order. performance results of experiments conducted on the PeerSim simulator confirm the efficiency of VCube-PS in terms of scalability, latency, number, and size of messages when compared to a single rooted, not dynamically, tree built approach.

关键词： Peer-to-peer computing Publishing Topology Organizations Scalability Heuristic algorithms computer architecture

来源：评论

学校读者我要写书评

暂无评论

high-performance architectures for elementary function generation

High-performance architectures for elementary function gener...

引用

15th IEEE symposium on computer Arithmetic (ARIth-15 2001)

作者： Cao, J Wei, BWY Cheng, J San Jose State Univ Dept Elect Engn San Jose CA 95192 USA

ISBN: (纸本)0769511503

high-speed elementary function generation is crucial to the performance of many DSP applications. this paper presents three new architectures for generating elementary functions with IEEE single precision using second-order interpolation. these designs have been developed through a. combination of architectural innovations and algorithm developments. they represent a range of trade-off between the use of memory modules and computational circuits Our most memory intensive architecture uses one third less memory than alternative schemes while incurring no time penalty and minimal additional circuitry.

关键词： Digital arithmetic

来源：评论

学校读者我要写书评

暂无评论

Rethinking high performance computing system architecture for scientific big data applications 15

Rethinking high performance computing system architecture fo...

引用

Joint 15th IEEE International Conference on Trust, Security and Privacy in computing and Communications, 10th IEEE International Conference on Big Data Science and Engineering and 14th IEEE International symposium on Parallel and Distributed Processing with Applications, IEEE TrustCom/BigDataSE/ISPA 2016

作者： Chen, Yong Chen, Chao Yin, Yanlong Sun, Xian-He thakur, Rajeev Gropp, William Department of Computer Science Texas Tech University United States Department of Computer Science Illinois Institute of Technology United States Mathematics and Computer Science Division Argonne National Laboratory United States Department of Computer Science University of Illinois Urbana-Champaign United States

ISBN: (纸本)9781509032051

the increasingly important data-intensive scientific discovery presents a critical question to the high performance computing (HPC) community-how to efficiently support these growing scientific big data applications with HPC systems that are traditionally designed for big compute applications? the conventional HPC systems are computing-centric and designed for computation-intensive applications. Scientific big data applications have growlingly different characteristics compared to big compute applications. these scientific applications, however, will still largely rely on HPC systems to be solved. In this research, we try to answer this question with a rethinking of HPC system architecture. We study and analyze the potential of a new decoupled HPC system architecture for data-intensive scientific applications. the fundamental idea is to decouple conventional compute nodes and dynamically provision as data processing nodes that focus on data processing capability. We present studies and analyses for such decoupled HPC system architecture. the current results have shown its promising potential. Its data-centric architecture can have an impact in designing and developing future HPC systems for growingly important data-intensive scientific discovery and innovation. © 2016 IEEE.

关键词： computer architecture

来源：评论

学校读者我要写书评

暂无评论

Short paper: Troubleshooting distributed systems via data mining

Short paper: Troubleshooting distributed systems via data mi...

引用

15th IEEE International symposium on high performance Distributed computing

作者： Cieslak, David A. thain, Douglas Chawla, Nitesh V. Univ Notre Dame Dept Comp Sci & Engn Notre Dame IN 46556 USA

ISBN: (纸本)1424403073

through massive parallelism, distributed systems enable the multiplication of productivity. Unfortunately, increasing the scale of available machines to users will also multiply debugging when failure occurs. ata mining allows the extraction of patterns within large amounts of data and therefore forms the foundation for a useful method of debugging, particularly within such distributed systems. this paper outlines a successful application of data mining in troubleshooting distributed systems, proposes a framework for further study, and speculates on other future work.

关键词： Distributed computer systems

来源：评论

学校读者我要写书评

暂无评论

GRAPE project

引用

JOURNAL OF COMPUTATIONAL AND APPLIED MAthEMATICS 2002年第1期149卷 131-145页

作者： Makino, J Univ Tokyo Sch Sci Dept Astron Bunkyo Ku Tokyo 1130033 Japan

We overview our GRAvity PipE (GRAPE) project to develop special-purpose computers for astrophysical N-body simulations. the basic idea of GRAPE is to attach a custom-build computer dedicated to the calculation of gravitational interaction between particles to a general-purpose programmable computer. By this hybrid architecture, we can achieve both a wide range of applications and very high peak performance. Our newest machine, GRAPE-6, achieved the peak speed of 32 Tflops, and sustained performance of 11.55 Tflops, for the total budget of about 4 million USD. We also discuss relative advantages of special-purpose and general-purpose computers and the future of high-performance computing for science and technology. (C) 2002 Elsevier Science B.V. All rights reserved.

关键词： computational science special-purpose computer numerical algorithms

来源：评论

学校读者我要写书评

暂无评论

Pipeline-Based Interlayer Bus Structure for 3D Networks-on-Chip

Pipeline-Based Interlayer Bus Structure for 3D Networks-on-C...

引用

15th CSI International symposium on computer architecture and Digital Systems (CADS)

作者： Daneshtalab, Masoud Ebrahimi, Masoumeh Liljeberg, Pasi Plosila, Juha Tenhunen, Hannu Univ Turku Dept Informat Technol Turku Finland

ISBN: (纸本)9781424462698

the structure of direct vertical interconnections, called through Silicon Vias (TSVs), is an important issue in the realm of 3D ICs. the bus-based and network-based structures are the two dominant architectures for implementing TSVs as interlayer connection in 3D ICs. Both implementations have some disadvantages. the former suffers from poor scalability and deteriorates the performance at high injection rates, and the latter consumes more area and power dissipation. In this paper, we propose a novel pipeline bus structure for TSVs to improve the performance of the prior bus-based architecture. the presented structure can utilize bi-synchronous FIFO for synchronization between stacked layers if each layer is fabricated by different technologies. Experimental results with synthetic test cases demonstrate that the proposed architecture gives significant improvements in average network latency. Also, the hardware area and power consumption of the presented bus structure are 9% and 11% less than the typical bus structure of TSVs, respectively.

关键词： 3D networks-on-chip through Silicon Vias bus based architecture bus based structures direct vertical interconnection network based structures network-on-chip pipeline based interlayer bus structure pipeline bus structure pipeline processing power aware computing power dissipation synthetic test cases system buses utilize bisynchronous FIFO

来源：评论

学校读者我要写书评

暂无评论

architecture Aware Resource Allocation for Structured Grid Applications: Flood Modelling Case 15

Architecture Aware Resource Allocation for Structured Grid A...

引用

2015 15th IEEE ACM International symposium on Cluster Cloud and Grid computing (CCGrid 2015)

作者： Saxena, Vaibhav George, thomas Sabharwal, Yogish Real, Lucas Villa IBM Res New Delhi India IBM Res Sao Paulo Brazil

ISBN: (纸本)9781479980062

Numerous problems in science and engineering involve discretizing the problem domain as a regular structured grid and make use of domain decomposition techniques to obtain solutions faster using high performance computing. However, the load imbalance of the workloads among the various processing nodes can cause severe degradation in application performance. this problem is exacerbated for the case when the computational workload is non-uniform and the processing nodes have varying computational capabilities. In this paper, we present novel local search algorithms for regular partitioning of a structured mesh to heterogeneous compute nodes in a distributed setting. the algorithms seek to assign larger workloads to processing nodes having higher computation capabilities while maintaining the regular structure of the mesh in order to achieve a better load balance. We also propose a distributed memory (MPI) parallelization architecture that can be used to achieve a parallel implementation of scientific modeling software requiring structured grids on heterogeneous processing resources involving CPUs and GPUs. Our implementation can make use of the available CPU cores and multiple GPUs of the underlying platform simultaneously. Empirical evaluation on real world flood modeling domains on a heterogeneous architecture comprising of multicore CPUs and GPUs suggests that the proposed partitioning approach can provide a performance improvement of up to 8x over a naive uniform partitioning.

关键词： Computational modeling Graphics processing units Partitioning algorithms Load modeling Predictive models computer architecture

来源：评论

学校读者我要写书评

暂无评论

Variation-Aware Task Scheduling and Power Mode Selection for MPSoC Power Optimization

Variation-Aware Task Scheduling and Power Mode Selection for...

引用

15th CSI International symposium on computer architecture and Digital Systems (CADS)

作者： Momtazpour, Mahmoud Goudarzi, Maziar Sanaei, Esmaeel Sharif Univ Technol Tehran Iran

ISBN: (纸本)9781424462698

Increasing delay and power variation has become a major challenge to designing high performance Multiprocessor System-On-Chips (MPSoC) in deep sub-micron technologies. As a result, a paradigm shift from deterministic to statistical design methodology at all levels of the design hierarchy is inevitable. In this paper, we propose a static variation-aware task scheduling and power mode selection algorithm for MPSoCs. the proposed algorithm is able to maximize the total power yield of the chip under a given performance yield constraint by searching for the optimal task scheduling and power mode selection policy for a specified multiprocessor platform. Experimental results are gathered by simulating the algorithm with two different statistical analysis methods called Monte Carlo and Event-Reference-Table-based method. We have shown that by considering both leakage and frequency variation during the simultaneous selection of task scheduling and power mode switching policies, our algorithm achieves significant improvement over conventional methods.

关键词： MPSoC power optimization Monte Carlo Monte Carlo methods event reference table based method multiprocessor system-on-chips optimisation power aware computing power mode selection power mode switching policies power variation processor scheduling statistical design methodology system-on-chip task scheduling variation aware task scheduling

来源：评论

学校读者我要写书评

暂无评论

high-level service connectors for component-based high performance computing

High-level service connectors for component-based high perfo...

引用

19th International symposium on computer architecture and high performance computing

作者： de Carvalho-Junior, Francisco Heron Correa, Ricardo Cordeiro Araujo, Gisele Azevedo Silva, Jefferson Carvalho Lins, Rafael Duelre Univ Fed Ceara Dept Comp Fortaleza Ceara Brazil Univ Fed Pernambuco Dept Elect Sistemas Recife PE Brazil

ISBN: (纸本)9780769530147

Component-based programming has been applied to address the requirements of applications in high performance computing (HPC). the usual service connectors of commercial component models do not fit some requirements of HPC, mainly regarding the support of parallelism, however this paper looks at extensions to the usual notion of service connector to meet such requirements, using the # component model as a substratum, evidencing its expressiveness.

关键词： computer programming

来源：评论

学校读者我要写书评

暂无评论

Infrastructure, requirements and applications for e-Science 14

Infrastructure, requirements and applications for e-Science

引用

14th symposium on computer architecture and high performance computing

作者： Perrott, R Queens Univ Belfast Sch Comp Sci Belfast Antrim North Ireland

Recent developments in the international arena has meant the technology is now mature enough to bring together those required for the implementation of a grid computing facility. this paper examines the requirements a... 详细信息

ISBN: (纸本)0769517722

关键词： grid computing distributed and parallel computing eScience

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：