检索结果-内蒙古大学图书馆

International Conference on Distributed computing Systems

作者： B. Hamidzadeh D.J. Lilja Department of Computer Science University of Science and Technology (HKUST) Hong Kong China Department of Electrical Engineering University of Minnesota Minneapolis MN USA

Efficiently scheduling parallel tasks on to the processors of a shared-memory multiprocessor is critical to achieving high performance. Given perfect information at compile-time, a static scheduling strategy can produce an assignment of tasks to processors that ideally balances the load among the processors while minimizing the run-time scheduling overhead and the average memory referencing delay. Since perfect information is seldom available, however, dynamic scheduling strategies distribute the task assignment function to the processors by having idle processors allocate work to themselves from a shared queue. While this approach can improve the load balancing compared to static scheduling, the time required to access the shared work queue adds directly to the overall execution time. To overlap the time required to dynamically schedule tasks with the execution of the tasks, we examine a class of self-adjusting dynamic scheduling (SADS) algorithms that centralizes the assignment of tasks to processors. these algorithms dedicate a single processor of the multiprocessor to perform a novel on-line branch-and-bound technique that dynamically computes partial schedules based on the loads of the other processors and the memory locality (affinity) of the tasks and the processors. Our simulation results show that this centralized scheduling outperforms self-scheduling algorithms even when using only a small number of processors.

关键词： Dynamic scheduling Processor scheduling Optimal scheduling Scheduling algorithm Heuristic algorithms Runtime Multiprocessing systems Delay effects computer science Load management

来源：评论

学校读者我要写书评

暂无评论

Achieving a balanced low-cost architecture for mass storage management through multiple fast Ethernet channels on the Beowulf parallel workstation

Achieving a balanced low-cost architecture for mass storage ...

引用

International symposium on Parallel Processing

作者： T. Sterling D.J. Becker M.R. Berry D. Savarese C. Reschke Center of Excellence in Space Data and Information Sciences NASA Goddard Space Flight Center Greenbelt MD USA Department of Computer Science University of Maryland College Park MD USA Department of Electrical Engineering and Computer Science George Washington University Washington D.C. DC USA

A network of workstations (NOW) seeks to leverage commercial workstation technology to produce high-performance computing systems at costs appreciably lower than parallel computers specifically designed for that purpose. the capabilities of technologies emerging from the PC commodity mass market are rapidly evolving to converge with those of workstations while at significantly lower cost. A new operating point in the price-performance design space of parallel system architecture may be derived through parallelism of PC subsystems. the "Pile-of-PCs" (PopC) approach is being explored through the Beowulf parallel workstation, developed to provide order-of-magnitude increases in disk capacity and bandwidth for a single-user environment at costs commensurate with conventional high-end workstations. this paper explores a critical aspect of the architecture trade-off space for Beowulf associated with the balance of parallel disk throughput and internal network bandwidth. the findings presented demonstrate that the parallel channels of a commodity 100 Mbps Ethernet are both necessary and sufficient to support the data rates of multiple concurrent file transfers on a 16-processor Beowulf parallel workstation.

关键词： Workstations Costs computer architecture computer networks Concurrent computing Space technology Bandwidth Parallel processing throughput Ethernet networks

来源：评论

学校读者我要写书评

暂无评论

A low-complexity parallel system for gracious scalable performance. Case study for near PetaFLOPS computing

A low-complexity parallel system for gracious scalable perfo...

引用

Frontiers of Massively Parallel Computation

作者： S.G. Ziavras H. Grebel A. Chronopoulos Department of Electrical and Computer Engineering New Jersey Institute of Technology Newark NJ USA New Jersey Institute of Technology Newark NJ US Department of Computer Science Wayne State University Detroit MI USA

this paper presents a "point design" for an MIMD distributed shared-memory parallel computer capable of achieving gracious 100 TeraFLOPS performance with technology that will definitely become feasible/viable in less than a decade. Its scalability guarantees a lifetime extending well into the next century. the design takes advantage of free-space optical technologies, with simple guided-wave concepts, to produce a 1-D building block (BB) that implements efficiently a large, fully-connected system of processors. Designing fully-connected, large systems of electronic processors could be an immediate impact of optics on massively-parallel processing. A 2-D structure is proposed for the complete system, where the aforementioned 1-D BB is extended into two dimensions. this architecture behaves like a 2-D generalized hypercube, which is characterized by outstanding performance and extremely high wiring complexity that prohibits its electronic implementation. With readily available technology, a mesh of clear plastic bars in our design facilitate bit-parallel transmissions that utilize wavelength-division multiplexing and follow dedicated optical paths. Each processor is mounted on a card. Each card contains eight processors interconnected locally via an electronic crossbar. Taking advantage of higher-speed optical technologies all eight processors share the same interface to the optical medium. Encouraging, preliminary results prove that our conservative design could have a tremendous, positive impact on massively-parallel computing in the near future.

关键词： Optical design Optical interconnections Concurrent computing Distributed computing Scalability Process design Two dimensional displays Hypercubes Ultraviolet sources Wiring

来源：评论

学校读者我要写书评

暂无评论

computing hardware for the PBX-M plasma control system

Computing hardware for the PBX-M plasma control system

引用

16th IEEE/NPSS symposium on Fusion Engineering - Seeking a New Energy Era (SOFE 95)

作者： Sichta, P Bell, R Hatcher, R Lagin, L Okabayashi, M PRINCETON PLASMA PHYS LAB PRINCETONNJ 08543

ISBN: (纸本)0780329708

this paper describes architectural and performance aspects of the digital computer control system used for the PBX-M Plasma Control System (PPCS). the goal of the PPCS is to achieved integrated and improved plasma control. Integration consists of replacing control functions presently served by several analog systems with a realtime digital control system. the inherently dynamic control capabilities of a high performance digital system foster exploration of advanced plasma control concepts to serve future tokamaks. the PPCS will run concurrent multiple feedback control loops, with input, processing, and output times ranging from 100 μS to 10 milliseconds. the initial control loop for plasma shaping was expected to complete in approximately 300 μS. the VME-based realtime computing hardware will be described. In addition, measurements of the system's performance such as data i/o rates and computing performance will be shown. the information presented herein covers the results of the computer system's design, configuration, and laboratory testing. Actual plasma control has not been accomplished to date.

关键词： Digital control systems

来源：评论

学校读者我要写书评

暂无评论

NEW DEVELOPMENTS IN POWER GRID ELECTRON-TUBES

引用

IEEE TRANSACTIONS ON DIELECTRICS AND ELECTRICAL INSULATION 1995年第2期2卷 218-224页

作者： GELLERT, B ROHRBACH, W Thomson Elektronenröhren AG Lenzburg Switzerland

the reduction of costs, the enhancement of lifetime of tubes and the search for environmentally friendly processes and materials gave the main impact for research and development efforts within the last years for power grid electron tubes. Physical and chemical effects are discussed that determine the performance of todays devices. New material compositions are reported for directly heated cathodes. Ways to enhance the lifetime of emitting filaments are described. Important physical properties limiting the performance of grids in electron tubes are given. Due to the progress made in the fundamental understanding, the reliability and reproducibility of electron tubes could be improved considerably. Modern computer controlled manufacturing methods ensure a high reproducibility of production, while continuous quality certification according to ISO 9001 guarantees future high quality standards. Some typical applications of these tubes are given as an example.

关键词： Power grids Electron tubes Reproducibility of results computer aided manufacturing ISO standards Costs Research and development Chemicals Composite materials Cathodes

来源：评论

学校读者我要写书评

暂无评论

Combined DRAM and logic chip for massively parallel systems 16

Combined DRAM and logic chip for massively parallel systems

引用

16th Conference on Advanced Research in VLSI, ARVLSI 1995

作者： Kogge, P.M. Sunaga, T. Miyataka, H. Kitamura, K. Retter, E. Department of Computer Science and Engineering University of Notre Dame Notre DameIN46556 United States IBM Microelectronics Yasu Japan Loral Federal Systems-Owego' OwegoNY13827 United States

A new 5 V 0.8 μm CMOS technology merges 100 K custom circuits and 4.5 Mb DRAM onto a single die that supports both high density memory and significant computing logic. One of the first chips built with this technology implements a unique Processor-In-Memory (PIM) computer architecture termed EXECUBE and has 8 separate 25 MHz CPU macros and 16 separate 32 K×9 b DRAM macros on a single die. these macros are organized together to provide a single part type for scaleable massively parallel processing applications, particularly embedded ones where minimal glue logic is desired. Each chip delivers 50 Mips of performance at 2.7 W. this paper overviews the basic chip technology and organization some projections on the future of EXECUBE-like PIM chips, and finally some lessons to be learned as to why this technology should radically affect the way we ought think about computer architecture. © 1995 IEEE.

关键词： Dynamic random access storage

来源：评论

学校读者我要写书评

暂无评论

Communication overhead for space science applications on the Beowulf parallel workstation

Communication overhead for space science applications on the...

引用

Proceedings of the 4th IEEE International symposium on high performance Distributed computing

作者： Sterling, thomas Savarese, Daniel Becker, Donald J. Fryxell, Bruce Olson, Kevin NASA Goddard Space Flight Cent Greenbelt United States

the Beowulf parallel workstation combines 16 PC-compatible processing subsystems and disk drives using dual Ethernet networks to provide a single-user environment with 1 Gops peak performance, half a Gbyte of disk storage, and up to 8 times the disk I/O bandwidth of conventional workstations. the Beowulf architecture establishes a new operating point in price-performance for single-user environments requiring high disk capacity and bandwidth. the Beowulf research project is investigating the feasibility of exploiting mass market commodity computing elements in support of Earth and space science requirements for large data-set browsing and visualization, simulation of natural physical processes, and assimilation of remote sensing data. this paper reports the findings from a series of experiments for characterizing the Beowulf dual channel communication overhead. It is shown that dual networks can sustain 70% greater throughput than a single network alone but that bandwidth achieved is more highly sensitive to message size than to the number of messages at peak demand. While overhead is shown to be high for global synchronization, its overall impact on scalability of real world applications for computational fluid dynamics and N-body gravitational simulation is shown to be modest.

关键词： computer networks

来源：评论

学校读者我要写书评

暂无评论

ATM-based multimedia integrated manufacturing system

ATM-based multimedia integrated manufacturing system

引用

Proceedings of the 4th IEEE International symposium on high performance Distributed computing

作者： Guillaud, Jean-Francois Pokam, Max R. Michel, Gerard L.G.I./I.M.A.G. Grenoble France

Along with the emergence of high-speed communication technologies and protocols, tools for multimedia applications are growing in terms of their variety and their performances, making multimedia data flows candidates to the integration in almost every computer system. We particularly focus on the case of the factory plant where audio and video equipments could soon take part in the control/monitoring of manufacturing processes. Our paper presents a novel architecture for real time distributed systems using a 155.52 Mbit/s ATM network. the system is based on an intelligent network interface board, which integrates a processor and a field programmable gate array component to implement flexible high level real time data services in an off-host implementation approach. Moreover, the embedded ATM switch allows to build a large variety of topologies and provides high speed communication links, in particular for audio and video streams, inside the workstation. We also propose an MMS-like multimedia application service element for the integrated service computer manufacturing system and present some target applications.

关键词： computer integrated manufacturing

来源：评论

学校读者我要写书评

暂无评论

U-Net: A user-level network interface for parallel and distributed computing 95

U-Net: A user-level network interface for parallel and distr...

引用

15th ACM symposium on Operating Systems Principles, SOSP 1995

作者： Von Eicken, thorsten Basu, Anindya Buch, Vineet Vogels, Werner Department of Computer Science Cornell University Ithaca NY 14853 United States

ISBN: (纸本)0897917154

the U-Net communication architecture provides processes with a virtual view of a network interface to enable user-level access to high-speed communication devices. the architecture, implemented on standard workstations using off-the-shelf ATM communication hardware, removes the kernel from the communication path, while still providing full protection. the model presented by U-Net allows for the construction of protocols at user level whose performance is only limited by the capabilities of network. the architecture is extremely flexible in the sense that traditional protocols like TCP and UDP, as well as novel abstractions like Active Messages can be implemented efficiently. A U-Net prototype on an 8-node ATM cluster of standard workstations offers 65 microseconds round-trip latency and 15 Mbytes/sec bandwidth. It achieves TCP performance at maximum network bandwidth and demonstrates performance equivalent to Meiko CS-2 and TMC CM-5 supercomputers on a set of Split-C benchmarks. © 1995 ACM.

关键词： Bandwidth

来源：评论

学校读者我要写书评

暂无评论

Case for NOW (networks of workstations)

Case for NOW (networks of workstations)

引用

Proceedings of the 14th Annual ACM symposium on Principles of Distributed computing

作者： Patterson, David A. Culler, David E. Anderson, thomas E.

We propose to build hardware and software to enable a network of workstations (NOW) to act as a single large-scale computer. Because of volume production, commercial workstations today offer much better price/performance than the individual nodes of MPPs;in addition, switch-based networks such as ATM will provide cheap, high-bandwidth communication. this price/performance advantage is increased if the NOW can be used for both the tasks traditionally run on workstations and large programs. We hope to demonstrate a practical 100 processor system in the next few years that delivers at the same time (1) better cost-performance for parallel applications than a massively parallel processing architecture (MPP) and (2) better performance for sequential applications than an individual workstation (by using more of the resources of the network). If projects like NOW are successful, they have the potential to redefine the high-end of the computing industry. To realize the potential of NOWs, we need to move two MPP technologies into the workstation community: low latency networking and global system software that treats a collection of processors, memory, and disks as if they were a single machine. Our approach is to leverage off-the-shelf technology as much as possible - workstation hardware, standard workstation operating systems on each node, and local area network ATM switches. To this, we will add communications protocol software and a global system layer that together provide low overhead communication, a single view of operating system services across the cluster, parallel file I/O, and robustness to individual node failures. We will demonstrate our results by using our system for the everyday computing needs, both sequential and parallel.

关键词： computer networks

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：