检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

1,875 篇 会议
28 篇 期刊文献
7 册 图书

馆藏范围

1,910 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,242 篇 工学
- 1,040 篇 计算机科学与技术...
- 729 篇 软件工程
- 406 篇 电气工程
- 183 篇 电子科学与技术（可...
- 74 篇 信息与通信工程
- 63 篇 控制科学与工程
- 36 篇 仪器科学与技术
- 30 篇 机械工程
- 26 篇 动力工程及工程热...
- 23 篇 建筑学
- 17 篇 土木工程
- 15 篇 核科学与技术
- 13 篇 光学工程
- 13 篇 生物工程
- 10 篇 材料科学与工程（可...
- 10 篇 生物医学工程（可授...
- 8 篇 安全科学与工程
170 篇 理学
- 101 篇 数学
- 45 篇 物理学
- 18 篇 生物学
- 16 篇 系统科学
- 9 篇 统计学（可授理学、...
- 6 篇 化学
49 篇 管理学
- 38 篇 管理科学与工程(可...
- 19 篇 工商管理
- 14 篇 图书情报与档案管...
16 篇 医学
- 14 篇 临床医学
- 12 篇 特种医学
14 篇 法学
- 12 篇 社会学
9 篇 经济学
- 9 篇 应用经济学
5 篇 农学
5 篇 军事学
2 篇 教育学

主题

832 篇 field programmab...
688 篇 field programmab...
276 篇 hardware
156 篇 computer archite...
125 篇 logic gates
112 篇 table lookup
87 篇 throughput
87 篇 clocks
83 篇 random access me...
79 篇 routing
74 篇 software
72 篇 acceleration
65 篇 delays
65 篇 optimization
62 篇 kernel
54 篇 registers
54 篇 logic
50 篇 switches
49 篇 algorithm design...
47 篇 system-on-chip

机构

14 篇 univ toronto dep...
9 篇 imperial coll lo...
8 篇 school of comput...
8 篇 department of co...
8 篇 ecole polytech f...
7 篇 univ british col...
7 篇 brigham young un...
7 篇 imperial coll lo...
7 篇 tokyo inst techn...
6 篇 univ tsukuba tsu...
6 篇 university of ch...
6 篇 department of el...
6 篇 univ warwick sch...
6 篇 xilinx inc san j...
5 篇 univ manchester ...
5 篇 department of el...
5 篇 univ toronto dep...
5 篇 inesc-id univers...
5 篇 swiss fed inst t...
5 篇 department of el...

作者

31 篇 luk wayne
21 篇 maruyama tsutomu
16 篇 koch dirk
14 篇 wayne luk
12 篇 wilton steven j....
12 篇 ienne paolo
11 篇 betz vaughn
10 篇 fahmy suhaib a.
10 篇 cheung peter y. ...
9 篇 vaughn betz
9 篇 constantinides g...
9 篇 prasanna viktor ...
9 篇 amano hideharu
8 篇 paolo ienne
8 篇 chow paul
8 篇 akash kumar
7 篇 kapre nachiket
7 篇 teich juergen
7 篇 suhaib a. fahmy
7 篇 alonso gustavo

语言

1,898 篇 英文
8 篇 其他
4 篇 中文

检索条件"任意字段=18th International Conference on Field Programmable and Logic Applications"

共 1910 条记录，以下是421-430 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Accelerated analysis of Boolean gene regulatory networks 27

Accelerated analysis of Boolean gene regulatory networks

引用

27th international conference on field programmable logic and applications (FPL)

作者： Purandare, Mitra Polig, Raphael Hagleitner, Christoph IBM Res Zurich Zurich Switzerland

ISBN: (纸本)9789090304281

In Systems Biology, Boolean models are gaining popularity in modeling and analysis of qualitative dynamics of gene regulatory mechanisms. With the development of advanced high-throughput technologies, the availability of experimental data on gene-gene, gene-protein interactions is ever increasing. Consequently, modern Boolean models are increasing in size and complexity. Software simulation of Boolean models does not scale for such state-of-the-art complex Boolean models. We propose field programmable Gate Arrays (FPGAs) for emulation of Boolean models, exploiting the highly parallel nature of FPGAs. Our emulation framework consists of converting a Boolean model to Verilog, connecting it to an execution core, which runs on an FPGA coherently attached to a POWER8 processor. We report an order of magnitude speed up over a multi-threaded software simulation tool running on the same processor.

关键词： Biological system modeling Registers field programmable gate arrays Software Mathematical model Computational modeling Clocks

来源：评论

学校读者我要写书评

暂无评论

Application-Specific Soft-Core Vector Processor for Advanced Driver Assistance Systems 27

Application-Specific Soft-Core Vector Processor for Advanced...

引用

27th international conference on field programmable logic and applications (FPL)

作者： Nolting, Stephan Giesemann, Florian Hartig, Julian Schmider, Achim Paya-Vaya, Guillermo Leibniz Univ Hannover Inst Microelect Syst Appelstr 4 D-30167 Hannover Germany

ISBN: (纸本)9789090304281

Implementing convolutional neural networks for scene labelling is a current hot topic in the field of advanced driver assistance systems. the massive computational demands under hard real-time and energy constraints can only be tackled using specialized architectures. Also, cost-effectiveness is an important factor when targeting lower quantities. In this PhD thesis, a vector processor architecture optimized for FPGA devices is proposed. Amongst other hardware mechanisms, a novel complex operand addressing mode and an intelligent DMA are used to increase perfromance. Also, a C-compiler support for creating applications is introduced.

关键词： field programmable gate arrays Random access memory Computer architecture Vector processors Advanced driver assistance systems Biological neural networks Parallel processing

来源：评论

学校读者我要写书评

暂无评论

In-Network Online Data Analytics with FPGAs 27

In-Network Online Data Analytics with FPGAs

引用

27th international conference on field programmable logic and applications (FPL)

作者： Cooke, Ryan Fahmy, Suhaib A. Univ Warwick Sch Engn Coventry W Midlands England

ISBN: (纸本)9789090304281

the growth of sensor technology, communication systems and computation have led to vast quantities of data being available for relevant parties to utilise. applications such as the monitoring and analysis of industrial equipment, smart surveillance, and fraud detection rely on the 18;real-time’ analysis of time sensitive data gathered from distributed sources. A variety of processing tasks, such as filtering, aggregation, machine learning algorithms, or other transformations to be carried out on this data in order to extract value from it. Centralised computation strategies are often deployed in these scenarios, with the majority of the data being forwarded though the network to a datacenter environment, typically due to the lack of required computational or storage resources at the leaves of the network, and data from other sources or historical data being required. this approach has also traditionally been viewed as more scalable, as resources can be augmented through the addition of extra compute hardware and cloud services.

关键词： field programmable gate arrays Hardware Computational modeling Drones Bandwidth Real-time systems

来源：评论

学校读者我要写书评

暂无评论

Knowledge Reasoning Based on 2n-Valued Temporal logic 14th

Knowledge Reasoning Based on 2n-Valued Temporal Logic

引用

14th international conference on Intelligent Computing (ICIC)

作者： Liao, Yuanxiu Wu, Jingli Luo, Xudong Guangxi Normal Univ Guangxi Key Lab Multisource Informat Min & Secur Guangxi Reg Multisource Informat Integrat & Intel Collaborat Innovat CtrFac Comp Sci & Informat En Guilin 541004 Guangxi Peoples R China

ISBN: (纸本)9783319959290;9783319959306

Knowledge representation and reasoning is one of the most important topics in the field of artificial intelligence. Classical 2-valued logic is often used for representation and reasoning of precise knowledge. However, in practical applications, intelligent systems need to understand and handle knowledge involving time and fuzzy concepts, which classical 2-valued logic cannot do well. To this end, in this paper we propose a 2n-valued temporal logic for representing and reasoning of temporal, fuzzy knowledge. Moreover, we discuss the characteristics of the logic, including some of theorems that hold in the classical logic as well as some unique to the logical proposed. Finally, we give an example of the impact of seasonal cooling on influenza to show how our logic can be used in practice.

关键词： Temporal logic Knowledge representation and reasoning 2n-valued logic Generalised effective formula

来源：评论

学校读者我要写书评

暂无评论

Evaluating FPGA Clusters under Wide Ranges of Design Parameters 27

Evaluating FPGA Clusters under Wide Ranges of Design Paramet...

引用

27th international conference on field programmable logic and applications (FPL)

作者： Zgheib, Grace Ienne, Paolo Ecole Polytech Fed Lausanne Sch Comp & Commun Sci CH-1015 Lausanne Switzerland

ISBN: (纸本)9789090304281

the latest published studies with extensive explorations of look-up table and cluster sizes are now more than a decade old. However, CMOS technology as well as CAD and transistor modeling tools have improved so much since that it is reasonable to wonder whether the conclusions of such studies still hold. One of the major difficulties of conducting these studies, especially in academia, is producing credible delay and area models. In this paper, we take advantage of a recently developed architecture modeling tool to re-evaluate the effect of the various cluster parameters on the FPGA. We considerably extend the exploration space beyond that of the classic studies to include sparse crossbars and fracturable LUTs, and show some results that go against the current tenets of FPGA architecture.

关键词： Solid modeling Table lookup field programmable gate arrays Tools Routing Delays

来源：评论

学校读者我要写书评

暂无评论

Dynamic Bitwidth Assignment for Efficient Dot Products 27

Dynamic Bitwidth Assignment for Efficient Dot Products

引用

27th international conference on field programmable logic and applications (FPL)

作者： Schmidt, Simon Joel Boland, David Monash Univ Dept Elect & Comp Syst Engn Clayton Vic Australia Univ Sydney Sch Elect & Informat Engn Sydney NSW Australia

ISBN: (纸本)9789090304281

the benefits of customising the precision throughout an FPGA design according to a design tolerance are well known. However, customising the precision of a design at run-time has the potential for an even greater performance impact. In this paper, we add the ability to dynamically choose the internal precision of a datapath. this enables a result that is at least as accurate as the worst-case under standard precisions, whilst internally operating at a lower precision. We demonstrate this technique on fused floating-point dot-product circuits. We show that for circuits with inputs that have a wide dynamic range, we can see substantial resource savings. We provide examples with savings of up to 75% of the DSPs and 16% of the ALMs over an optimised fused dot-product design.

关键词： Multiplexing Random access memory Algorithm design and analysis Adders Clocks field programmable gate arrays Hardware

来源：评论

学校读者我要写书评

暂无评论

An Implementation method of Poisson Image Editing on FPGA 27

An Implementation method of Poisson Image Editing on FPGA

引用

27th international conference on field programmable logic and applications (FPL)

作者： Maeda, Ryouhei Maruyama, Tsutomu Univ Tsukuba Syst & Informat Engn 1-1-1 Tennodai Tsukuba Ibaraki Japan

ISBN: (纸本)9789090304281

In this paper, we describe an FPGA system for the real-time processing of Poisson image Editing. Poisson Image Editing is a powerful method to overlay an image on another image seamlessly. In this method, however, a simple equation is repeatedly applied to each pixel, and this repetition makes its computational complexity very high. In our system, a very deep pipeline is used to apply the equation. One repetition is executed on each stage of the pipeline, and all repetitions are applied to all pixels during one scan of the image. In our current implementation, to reduce the circuit size, a color image is scanned three times, for R-, G-, and B-plane, but its processing speed is still fast enough for real-time processing of HD images.

关键词： Mathematical model field programmable gate arrays Arrays Pipelines Real-time systems High definition video Image edge detection

来源：评论

学校读者我要写书评

暂无评论

Parallel FPGA Routing: Survey and Challenges 27

Parallel FPGA Routing: Survey and Challenges

引用

27th international conference on field programmable logic and applications (FPL)

作者： Stojilovic, Mirjana Ecole Polytech Fed Lausanne Sch Comp & Commun Sci Lausanne Switzerland

ISBN: (纸本)9789090304281

As transistor scaling is slowing down [1], other opportunities for ensuring continuous performance increase have to be explored. field programmable gate arrays (FPGAs) are in the spotlight these days: not only due to their malleability and energy efficiency, but also because FPGAs have recently been integrated into the cloud [2]. the latter makes them available to everyone in need of the immense computing power and data throughput they can offer. However, one important issue needs to be resolved first-the time to compile an industrial-scale design for an FPGA must be drastically reduced. Researchers have been looking for ways to accelerate FPGA routing through parallelism, since routing is one of the most time-consuming compilation steps. However, the ideal solution has not been found yet. this paper provides a survey of parallel FPGA routers, with the aim to identify their strengths and weaknesses, thus suggesting directions to take in further efforts for acceleration.

关键词： Routing field programmable gate arrays Program processors Message systems Acceleration Parallel processing Wires

来源：评论

学校读者我要写书评

暂无评论

A Generic High throughput Architecture for Stream Processing 27

A Generic High Throughput Architecture for Stream Processing

引用

27th international conference on field programmable logic and applications (FPL)

作者： Rousopoulos, Christos Karandeinos, Ektoras Chrysos, Grigorios Dollas, Apostolos Pnevmatikatos, Dionisios N. Tech Univ Crete Sch Elect & Comp Engn Khania 73100 Greece

ISBN: (纸本)9789090304281

Stream join is a fundamental and computationally expensive data mining operation for relating information from different data streams. this paper presents two FPGA-based architectures that accelerate stream join processing. the proposed hardware-based systems were implemented on a multi-FPGA hybrid system with high memory bandwidth. the experimental evaluation shows that our proposed systems can outperform a software-based solution that runs on a high-end, 48-core multiprocessor platform by at least one order of magnitude. In addition, the proposed solutions outperform any other previously proposed hardware-based or software-based solutions for stream join processing. Finally, our proposed hardware-based architectures can be used as generic templates to map stream processing algorithms on reconfigurable logic, taking into consideration real-world challenges and restrictions.

关键词： Computer architecture Hardware throughput Bandwidth field programmable gate arrays Parallel processing

来源：评论

学校读者我要写书评

暂无评论

Making a Case for an ARM Cortex-A9 CPU Interlay Replacing the NEON SIMD Unit 27

Making a Case for an ARM Cortex-A9 CPU Interlay Replacing th...

引用

27th international conference on field programmable logic and applications (FPL)

作者： Ordaz, Jose Raul Garcia Koch, Dirk Univ Manchester Sch Comp Sci Manchester Lancs England

ISBN: (纸本)9789090304281

As an alternative of adding more and more instructions to CPU cores in order to address a wide range of applications, this paper examines to use a mixed grained CPU interlay fabric to provide reconfigurable instruction set extensions. In detail, we are examining to replace the hardened NEON SIMD unit of an ARM Cortex-A9 with an identical sized FPGA fabric. We show that by applying a set of optimizations, we are able to emulate original applications using NEON instructions at the same hardware cost and at very little performance drop by an interlay. Moreover we are demonstrating examples where special custom instructions running on a CPU-Interlay-hybrid are substantially outperforming the original hardened CPU-NEON-system, hence making a strong case to embed reconfigurability as a beneficial feature in future processors.

关键词： Neon Fabrics field programmable gate arrays Digital signal processing Hardware Computer architecture Program processors

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共191页 << < 39 40 41 42 43 44 45 46 47 48 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：