检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

1,875 篇 会议
29 篇 期刊文献
7 册 图书

馆藏范围

1,911 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,243 篇 工学
- 1,041 篇 计算机科学与技术...
- 729 篇 软件工程
- 407 篇 电气工程
- 183 篇 电子科学与技术（可...
- 74 篇 信息与通信工程
- 63 篇 控制科学与工程
- 36 篇 仪器科学与技术
- 30 篇 机械工程
- 26 篇 动力工程及工程热...
- 23 篇 建筑学
- 17 篇 土木工程
- 15 篇 核科学与技术
- 13 篇 光学工程
- 13 篇 生物工程
- 10 篇 材料科学与工程（可...
- 10 篇 生物医学工程（可授...
- 8 篇 安全科学与工程
170 篇 理学
- 101 篇 数学
- 45 篇 物理学
- 18 篇 生物学
- 16 篇 系统科学
- 9 篇 统计学（可授理学、...
- 6 篇 化学
49 篇 管理学
- 38 篇 管理科学与工程(可...
- 19 篇 工商管理
- 14 篇 图书情报与档案管...
16 篇 医学
- 14 篇 临床医学
- 12 篇 特种医学
14 篇 法学
- 12 篇 社会学
9 篇 经济学
- 9 篇 应用经济学
5 篇 农学
5 篇 军事学
2 篇 教育学

主题

833 篇 field programmab...
688 篇 field programmab...
276 篇 hardware
156 篇 computer archite...
125 篇 logic gates
112 篇 table lookup
87 篇 throughput
87 篇 clocks
83 篇 random access me...
79 篇 routing
74 篇 software
72 篇 acceleration
65 篇 delays
65 篇 optimization
62 篇 kernel
54 篇 registers
54 篇 logic
50 篇 switches
49 篇 algorithm design...
47 篇 system-on-chip

机构

14 篇 univ toronto dep...
9 篇 imperial coll lo...
8 篇 school of comput...
8 篇 department of co...
8 篇 ecole polytech f...
7 篇 univ british col...
7 篇 brigham young un...
7 篇 imperial coll lo...
7 篇 tokyo inst techn...
6 篇 univ tsukuba tsu...
6 篇 university of ch...
6 篇 department of el...
6 篇 univ warwick sch...
6 篇 xilinx inc san j...
5 篇 univ manchester ...
5 篇 department of el...
5 篇 univ toronto dep...
5 篇 inesc-id univers...
5 篇 swiss fed inst t...
5 篇 department of el...

作者

31 篇 luk wayne
21 篇 maruyama tsutomu
16 篇 koch dirk
14 篇 wayne luk
12 篇 wilton steven j....
12 篇 ienne paolo
11 篇 betz vaughn
10 篇 fahmy suhaib a.
10 篇 cheung peter y. ...
9 篇 vaughn betz
9 篇 constantinides g...
9 篇 prasanna viktor ...
9 篇 amano hideharu
8 篇 paolo ienne
8 篇 chow paul
8 篇 akash kumar
7 篇 kapre nachiket
7 篇 teich juergen
7 篇 suhaib a. fahmy
7 篇 alonso gustavo

语言

1,898 篇 英文
9 篇 其他
4 篇 中文

检索条件"任意字段=18th International Conference on Field Programmable and Logic Applications"

共 1911 条记录，以下是541-550 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Flexible FPGA design for FDTD using OpenCL

Flexible FPGA design for FDTD using OpenCL

引用

international conference on field programmable logic and applications

作者： Tobias Kenter Jens Förstner Christian Plessl Department of Computer Science Paderborn Center for Parallel Computing Department of Electrical Engineering Paderborn University Paderborn Germany

Compared to classical HDL designs, generating FPGA with high-level synthesis from an OpenCL specification promises easier exploration of different design alternatives and, through ready-to-use infrastructure and common abstractions for host and memory interfaces, easier portability between different FPGA families. In this work, we evaluate the extent of this promise. To this end, we present a parameterized FDTD implementation for photonic microcavity simulations. Our design can trade-off different forms of parallelism and works for two independent OpenCL-based FPGA design flows. Hence, we can target FPGAs from different vendors and different FPGA families. We describe how we used pre-processor macros to achieve this flexibility and to work around different shortcomings of the current tools. Choosing the right design configurations, we are able to present two extremely competitive solutions for very different FPGA targets, reaching up to 172 GFLOPS sustained performance. With the portability and flexibility demonstrated, code developers not only avoid vendor lock-in, but can even make best use of real trade-offs between different architectures.

关键词： field programmable gate arrays Kernel Time-domain analysis Pipeline processing Finite difference methods Tools Pipelines

来源：评论

学校读者我要写书评

暂无评论

A fair and comprehensive large-scale analysis of oscillation-based PUFs for FPGAs

A fair and comprehensive large-scale analysis of oscillation...

引用

international conference on field programmable logic and applications

作者： Alexander Wild Georg T. Becker Tim Güneysu NXP semiconductors Digital Society Institute Berlin University of Bremen

Physical Unclonable Functions (PUFs) have gained a lot of research attention in recent years resulting in many different PUF proposals. Several of these proposals were aimed specifically at FPGA implementations. However, often these PUFs are evaluated and implemented for different (and often old) FPGA families with different metrics. Missing implementation details in many papers further hamper a fair analysis, as small details such as the exact routing can have significant impact on the PUF performance. In this paper we aim to overcome these problems by providing a fair comparison of some of the most promising Weak PUFs for FPGAs, the classic Ring Oscillator PUF (RO PUF), the Loop PUF and the TERO PUF. Each PUF is implemented with the same area optimizations and careful manual routing for modern Xilinx Artix-7 FPGAs and several implementation options are discussed. We measure the reliability and uniqueness of the PUF constructs on 100 BASYS-3 boards for a temperature range of -22°C to 44°C and use a glitch-generating core to analyze the vulnerability of the PUF constructs to surrounding logic. Our results show that the RO PUF has the best reliability in the presence of temperature variations while TERO has the best uniqueness of the three considered PUFs. Interestingly, the TERO PUF also shows the highest resistance to surrounding logic. To encourage further research in FPGA PUFs and to enable a fair comparison to future work the implementations as well as the measurement data will be made publicly available.

关键词： field programmable gate arrays Radiation detectors Delays Layout Table lookup Oscillators Frequency measurement

来源：评论

学校读者我要写书评

暂无评论

A Runtime Reconfigurable FPGA-Based Microphone Array for Sound Source Localization 26

A Runtime Reconfigurable FPGA-Based Microphone Array for Sou...

引用

26th international conference on field-programmable logic and applications (FPL)

作者： da Silva, Bruno Segers, Laurent Braeken, An Touhafi, Abdellah VUB Dept INDI Brussels Belgium

ISBN: (纸本)9782839918442

Microphone arrays are able to recognize, profile and locate sound-sources in noisy environments, but their quality is determined by the number of microphones. A higher number of microphones increases the computational demand, making real-time response challenging. In this demo, we present a scalable and runtime reconfigurable architecture able to support a variable number of microphones and orientations in order to provide accurate sound-source localization in real-time.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Development of fully FPGA-based 3D (X, Y, t) detection systems using multi-channel Tapped-Delay-Line Time-to-Digital Converter with Cross Delay-Line detectors

Development of fully FPGA-based 3D (X, Y, t) detection syste...

引用

IEEE Nuclear Science Symposium and Medical Imaging conference (NSS/MIC) / 24th international Symposium on Room-Temperature Semiconductor X-Ray and Gamma-Ray Detectors

作者： Lusardi, N. Garzetti, F. Geraci, A. Cautero, G. Dri, C. Pittana, P. Sergo, R. Stebel, L. Politecn Milan DEIB Via Golgi 40 I-20133 Milan MI Italy Elettra Sincrotrone Trieste SS 14Km 1635 AREA Sci Pk I-34149 Trieste Italy

ISBN: (纸本)9781538622827

Time-resolved experiments often need detection devices able to provide information about position and arrival time of each detected event. Time resolution is a fundamental requirement for these devices, along with the high versatility and fast real-time computing of the acquisition system. Typical architectures, based on Time-to-Digital Converters (TDC) followed by a FPGA, combine very fast parallel computing with a time precision better than hundreds of picoseconds, allowing to perform state-of-the-art time-resolved experiments. Nevertheless, time resolution is still a limiting factor, in particular for imaging applications where the detector spatial resolution is determined through time measurement. Furthermore, the separation between the TDC devices and a readout FPGA has some drawbacks in terms of versatility of the system. In this article, we present a new approach, combining FPGA-based multi-channel Tapped-Delay-Line TDC and an efficient multipurpose readout logic, to greatly improve the overall performance and versatility of Cross Delay-Line (CDL) detector systems.

关键词： Detectors field programmable gate arrays Time measurement Channel estimation Spatial resolution Synchrotrons Probes

来源：评论

学校读者我要写书评

暂无评论

Scalable high-performance architecture for convolutional ternary neural networks on FPGA

Scalable high-performance architecture for convolutional ter...

引用

international conference on field programmable logic and applications

作者： Adrien Prost-Boucle Alban Bourge Frédéric Pétrot Hande Alemdar Nicholas Caldwell Vincent Leroy TIMA Grenoble Institute of Engineering Univ. Grenoble Alpes Grenoble France Institut NEEL Grenoble RhÃ´ne-Alpes FR CNRS Grenoble Institute of Engineering Univ. Grenoble Alpes

thanks to their excellent performances on typical artificial intelligence problems, deep neural networks have drawn a lot of interest lately. However, this comes at the cost of large computational needs and high power consumption. Benefiting from high precision at acceptable hardware cost on these difficult problems is a challenge. To address it, we advocate the use of ternary neural networks (TNN) that, when properly trained, can reach results close to the state of the art using floatingpoint arithmetic. We present a highly versatile FPGA friendly architecture for TNN in which we can vary both the number of bits of the input data and the level of parallelism at synthesis time, allowing to trade throughput for hardware resources and power consumption. To demonstrate the efficiency of our proposal, we implement high-complexity convolutional neural networks on the Xilinx Virtex-7 VC709 FPGA board. While reaching a better accuracy than comparable designs, we can target either high throughput or low power. We measure a throughput up to 27 000 fps at ≈7W or up to 8.36 TMAC/s at ≈13 W.

关键词： Neurons Parallel processing Random access memory field programmable gate arrays Hardware throughput Neural networks

来源：评论

学校读者我要写书评

暂无评论

High performance binary neural networks on the Xeon+FPGA™ platform

High performance binary neural networks on the Xeon+FPGA™ p...

引用

international conference on field programmable logic and applications

作者： Duncan J. M. Moss Eriko Nurvitadhi Jaewoong Sim Asit Mishra Debbie Marr Suchit Subhaschandra Philip H. W. Leong FPGA Product Team Intel Corporation The University of Sydney Accelerator Architecture Lab

Convolutional neural networks (CNNs) are deployed in a wide range of image recognition, scene segmentation and object detection applications. Achieving state of the art accuracy in CNNs often results in large models and complex topologies that require significant compute resources to complete in a timely manner. Binarised neural networks (BNNs) have been proposed as an optimised variant of CNNs, which constrain the weights and activations to +1 or -1 and thus offer compact models and lower computational complexity per operation. this paper presents a high performance BNN accelerator on the Intel®Xeon+FPGA™ platform. the proposed accelerator is designed to take advantage of the Xeon+FPGA system in a way that a specialised FPGA architecture can be targeted for the most compute intensive parts of the BNN whilst other parts of the topology can be handled by the Xeon™ CPU. the implementation is evaluated by comparing the raw compute performance and energy efficiency for key layers in standard CNN topologies against an Nvidia Titan X Pascal GPU and other published FPGA BNN accelerators. the results show that our single-package integrated Arria™ 10 FPGA accelerator coupled with a high-end Xeon CPU can offer comparable performance and better energy efficiency than a high-end discrete Titan X GPU card. In addition, our solution delivers the best performance compared to previous BNN FPGA implementations.

关键词： field programmable gate arrays Graphics processing units Topology Computer architecture Performance evaluation Network topology IP networks

来源：评论

学校读者我要写书评

暂无评论

An XDL Alternative for Interfacing RapidSmith and Vivado 26

An XDL Alternative for Interfacing RapidSmith and Vivado

引用

26th international conference on field-programmable logic and applications (FPL)

作者： Townsend, thomas Nelson, Brent Wirthlin, Mike Brigham Young Univ Dept Elect & Comp Engn NSF Ctr High Performance Reconfigurable Comp CHRE Provo UT 84602 USA

ISBN: (纸本)9782839918442

In recent years, the RapidSmith CAD tool [1] has been used with ISE to create custom CAD tools targeting Xilinx FPGAs. this tool flow was based on the Xilinx Design Language (XDL), a human-readable representation of a netlist that contains placement and routing information. the XDL interface also provided device representation files (XDLRC files), detailing the available resources of a given FPGA part. Using RapidSmith, a Xilinx design could be exported out of ISE at any stage of the design flow, manipulated in RapidSmith (logic modification, place, or route), and imported back into ISE to complete the remainder of implementation. © 2016 EPFL.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Semi-Dense SLAM on an FPGA SoC 26

Semi-Dense SLAM on an FPGA SoC

引用

26th international conference on field-programmable logic and applications (FPL)

作者： Boikos, Konstantinos Bouganis, Christos-Savvas Imperial Coll London Dept Elect & Elect Engn London England

ISBN: (纸本)9782839918442

Deploying advanced Simultaneous Localisation and Mapping, or SLAM, algorithms in autonomous low-power robotics will enable emerging new applications which require an accurate and information rich reconstruction of the environment. this has not been achieved so far because accuracy and dense 3D reconstruction come with a high computational complexity. this paper discusses custom hardware design on a novel platform for embedded SLAM, an FPGA-SoC, combining an embedded CPU and programmable logic on the same chip. the use of programmable logic, tightly integrated with an efficient multicore embedded CPU stands to provide an effective solution to this problem. In this work an average framerate of more than 4 frames/second for a resolution of 320x240 has been achieved with an estimated power of less than 1 Watt for the custom hardware. In comparison to the software-only version, running on a dual-core ARM processor, an acceleration of 2x has been achieved for LSD-SLAM, without any compromise in the quality of the result.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

An Investigation into a Circuit Based Supply Chain Analyzer for FPGAs 26

An Investigation into a Circuit Based Supply Chain Analyzer ...

引用

26th international conference on field-programmable logic and applications (FPL)

作者： Couch, Jacob Arkoian, John Johns Hopkins Univ Appl Phys Lab Laurel MD 20723 USA

ISBN: (纸本)9782839918442

FPGAs are used in many long-life systems that serve mission-critical needs. the supply chain and life-cycle management of these devices have long relied on ensuring adequate controls are in place. In this paper, a technique is presented that provides measurement vectors by determining both characteristics of the supply properties of the FPGA and characteristics of aging of the FPGA. Asynchronous ring oscillators are placed throughout the FPGA, and the measurement of these oscillators is compared to other chips both within a manufacturing lot and between other manufacturing lots. through these non-invasive measurements, the "health history" of the FPGA can be evaluated and utilized in supply chain decisions before and during system operation.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Packet Processing on FPGA SoC with DPDK 26

Packet Processing on FPGA SoC with DPDK

引用

26th international conference on field-programmable logic and applications (FPL)

作者： Viktorin, Jan Korenek, Jan Brno Univ Technol Fac Informat Technol Brno Czech Republic

ISBN: (纸本)9782839918442

One of the most important topics of today is a packet processing in data centers with respect to the power consumption and efficient utilization of computational resources. the ARM architecture has proved to be an energy efficient computational system. Together with an integrated FPGA on a single die, it offers potentially a high performance with respect to the power consumption. DPDK - a set of libraries and drivers intended primarily for fast packet processing - is becoming to be a standard approach for packet processing, especially in data centers. In this paper, we exploit the potential of packet processing based on DPDK and FPGA SoC architectures. Especially, we aim at the potential of utilizing the ARM Cortex-A9 and Cortex-A53 CPUs.

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共192页 << < 51 52 53 54 55 56 57 58 59 60 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：