检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

1,875 篇 会议
29 篇 期刊文献
7 册 图书

馆藏范围

1,911 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,243 篇 工学
- 1,041 篇 计算机科学与技术...
- 729 篇 软件工程
- 407 篇 电气工程
- 183 篇 电子科学与技术（可...
- 74 篇 信息与通信工程
- 63 篇 控制科学与工程
- 36 篇 仪器科学与技术
- 30 篇 机械工程
- 26 篇 动力工程及工程热...
- 23 篇 建筑学
- 17 篇 土木工程
- 15 篇 核科学与技术
- 13 篇 光学工程
- 13 篇 生物工程
- 10 篇 材料科学与工程（可...
- 10 篇 生物医学工程（可授...
- 8 篇 安全科学与工程
170 篇 理学
- 101 篇 数学
- 45 篇 物理学
- 18 篇 生物学
- 16 篇 系统科学
- 9 篇 统计学（可授理学、...
- 6 篇 化学
49 篇 管理学
- 38 篇 管理科学与工程(可...
- 19 篇 工商管理
- 14 篇 图书情报与档案管...
16 篇 医学
- 14 篇 临床医学
- 12 篇 特种医学
14 篇 法学
- 12 篇 社会学
9 篇 经济学
- 9 篇 应用经济学
5 篇 农学
5 篇 军事学
2 篇 教育学

主题

833 篇 field programmab...
688 篇 field programmab...
276 篇 hardware
156 篇 computer archite...
125 篇 logic gates
112 篇 table lookup
87 篇 throughput
87 篇 clocks
83 篇 random access me...
79 篇 routing
74 篇 software
72 篇 acceleration
65 篇 delays
65 篇 optimization
62 篇 kernel
54 篇 registers
54 篇 logic
50 篇 switches
49 篇 algorithm design...
47 篇 system-on-chip

机构

14 篇 univ toronto dep...
9 篇 imperial coll lo...
8 篇 school of comput...
8 篇 department of co...
8 篇 ecole polytech f...
7 篇 univ british col...
7 篇 brigham young un...
7 篇 imperial coll lo...
7 篇 tokyo inst techn...
6 篇 univ tsukuba tsu...
6 篇 university of ch...
6 篇 department of el...
6 篇 univ warwick sch...
6 篇 xilinx inc san j...
5 篇 univ manchester ...
5 篇 department of el...
5 篇 univ toronto dep...
5 篇 inesc-id univers...
5 篇 swiss fed inst t...
5 篇 department of el...

作者

31 篇 luk wayne
21 篇 maruyama tsutomu
16 篇 koch dirk
14 篇 wayne luk
12 篇 wilton steven j....
12 篇 ienne paolo
11 篇 betz vaughn
10 篇 fahmy suhaib a.
10 篇 cheung peter y. ...
9 篇 vaughn betz
9 篇 constantinides g...
9 篇 prasanna viktor ...
9 篇 amano hideharu
8 篇 paolo ienne
8 篇 chow paul
8 篇 akash kumar
7 篇 kapre nachiket
7 篇 teich juergen
7 篇 suhaib a. fahmy
7 篇 alonso gustavo

语言

1,898 篇 英文
9 篇 其他
4 篇 中文

检索条件"任意字段=18th International Conference on Field Programmable and Logic Applications"

共 1911 条记录，以下是901-910 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

the LEAP FPGA operating system 24

The LEAP FPGA operating system

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Fleming, Kermin Yang, Hsin-Jung Adler, Michael Emer, Joel VSSAD Group Intel Corporation United States Computer Science and A.I. Laboratory Massachusetts Institute of Technology United States

ISBN: (纸本)9783000446450

FPGAs offer attractive power and performance for many applications, especially relative to traditional sequential architectures. In spite of these advantages, FPGAs have been deployed in only a few, niche *** argue that the difficulty of programming FPGAs all but precludes their use in more general systems: FPGA programmers are currently exposed to all the gory system details that software operating systems long ago abstracted away. In this work, we present the Latency-insensitive Environment for Application Programming (LEAP), an FPGA operating system built around latency-insensitive communications channels. LEAP alleviates the FPGA programming problem by providing a rich set of portable latency-insensitive abstraction layers for program development. Unlike software operating systems services, which are generally dynamic, the nature of FPGAs requires that many configuration decisions be made at compile time. We present an extensible interface for compile-time management of resources. We demonstrate that LEAP provides design portability, while consuming as little as 3% of FPGA area, by mapping several designs on to various FPGA platforms. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Secure partial dynamic reconfiguration with unsecured external memory 24

Secure partial dynamic reconfiguration with unsecured extern...

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Kashyap, Hirak Chaves, Ricardo INESC-ID IST Universidade de Lisboa Rua Alves Redol 9 Lisbon1000-029 Portugal

ISBN: (纸本)9783000446450

this paper proposes a solution to improve the security of the partial dynamic reconfiguration of FPGA, without significantly affecting the reconfiguration performance. the existing solutions for secure partial dynamic reconfiguration on SRAM based FPGAs impact the reconfiguration process and the available resources due to their complex multi-layered partial bitstream validation process. this adversely affects the performance of applications using reconfigurable hardware. the proposed solution uses high performance encryption engines to change the encryption key of the remotely received bitstream by a randomly generated key, unique to each configuration, when storing the bitstream in the external unsecured memory. An additional CBC-MAC authentication mechanism is also considered that combined with the frame-wise error detection mechanism of the configuration port, allows for an improved countermeasure against replay attack and wrongful bitstream usage. the proposed solution introduces a resource overhead of 1.1% in regard to the base reconfigurable system and provides the lowest impact on the reconfiguration process when compared to the related state of the art, achieving a reconfiguration throughput of 2.5 Gbps. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Run-time power gating in hybrid ARM-FPGA devices 24

Run-time power gating in hybrid ARM-FPGA devices

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Hosseinabady, Mohammad Nunez-Yanez, Jose Luis Department of Electrical and Electronic Engineering University of Bristol United Kingdom

ISBN: (纸本)9783000446450

Energy proportional computing (EPC) enables the allocation of energy to tasks depending on computational demands. Computing at full speed and then dynamically turning off modules when they are not required for a period of time can be used to obtain EPC and it is an alternative to voltage scaling techniques in which the computation is slowed down. this paper investigates the viability of physical power gating FPGA devices that incorporate a hardened processor in a different power domain. the run-time power gating approach is applied to Xilinx ZYNQ devices that incorporate a hardened Cortex A9 multi-processor. the paper demonstrates that power down followed by a full reconfiguration can be controlled by the embedded processor autonomously. the results show that the minimum time that the FPGA fabric must remain in power-off state for the technique to be energy efficient is in the order of milliseconds and up to 96% power reduction occurs when the fabric voltage is lowered below critical level. these results take into account the overheads of controlling the programmable voltage regulators interfaced to the FPGA and the overhead of the reconfiguration needed when the device must be returned to the active state. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

the hardware implementation of a quantum computation system emulator 19

The hardware implementation of a quantum computation system ...

引用

19th international conference on Applied Electronics (AE)

作者： Ionescu, Laurentiu-Mihai Mazare, Alin Anton, Constantin Stoian, Catalin Univ Pitesti Dept Elect Comp & Elect Engn Pitesti Romania Tech Coll Dimitrie Dima Pitesti Romania

ISBN: (纸本)9788026102762

the quantum computing represents a new field, which is still being researched, that may have numerous applications in the computer arithmetic, in the encryption - decryption systems, rapid search algorithms and physical systems' emulations. the hardware device that can make this type of calculations is still expensive nowadays and the number of the manufacturers is reduced. On the other hand, the simulation of a quantum computer using the devices currently available on the market - like the FPGA digital circuits - helps in getting an overview of the possibilities that the quantum calculations can provide and it can also be used when simulating physical processes in general. the aim of this article is to present our own solution of an emulator for the quantum calculations using the digital modules implemented in FPGA.

关键词： field programmable gate arrays quantum computing FPGA digital circuits quantum computation system emulator Computational modeling Computers Decoding field programmable gate arrays Integrated circuit modeling logic gates Quantum computing quantum computing field programmable gate arrays integrated circuit modelling logic gates Computational modeling Computers DECODING Emulators Quantum computers

来源：评论

学校读者我要写书评

暂无评论

FPGA architecture support for heterogeneous, relocatable partial bitstreams 24

FPGA architecture support for heterogeneous, relocatable par...

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Huriaux, Christophe Sentieys, Olivier Tessier, Russell University of Rennes 1 IRISA Lannion France Inria IRISA Lannion France Department of Electrical and Computer Engineering University of Massachusetts AmherstMA01003 United States

ISBN: (纸本)9783000446450

the use of partial dynamic reconfiguration in FPGA-based systems has grown in recent years as the spectrum of applications which use this feature has increased. For these systems, it is desirable to create a series of partial bitstreams which represent tasks which can be located in multiple regions in the FPGA fabric. While the transferal of homogeneous collections of lookup-table based logic blocks from region to region has been shown to be relatively straightforward, it is more difficult to transfer partial bitstreams which contain fixed-function resources, such as block RAMs and DSP blocks. In this paper we consider FPGA architecture enhancements which allow for the migration of partial bitstreams including fixed-function resources from region to region even if these resources are not located in the same position in each region. Our approach does not require significant, time-consuming place-and-route during the migration process. We quantify the cost of inserting additional routing resources into the FPGA architecture to allow for easy migration of heterogeneous, fixed-function resources. Our experiments show that this flexibility can be added for a relatively low overhead and performance penalty. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

PR-HMPSoC: A versatile partially reconfigurable heterogeneous Multiprocessor System-on-Chip for dynamic FPGA-based embedded systems 24

PR-HMPSoC: A versatile partially reconfigurable heterogeneou...

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Nguyen, Tuan D. A. Kumar, Akash Department of Electrical and Computer Engineering National University of Singapore 4 Engineering Drive 3 Singapore117583 Singapore

ISBN: (纸本)9783000446450

FPGA-based heterogeneous Multiprocessor Systems-on-Chip (HMPSoCs) are becoming quite popular for high performance embedded systems because of their powerful computational ability and relatively flexible architecture to adapt to unexpected system requirement changes. However, with the insatiable demands of supporting an extensive range of applications beyond the limited resources of FPGA chip and shorter time-to-market, many research works on partially reconfigurable (PR) FPGA architectures have been conducted to fulfill the needs. those have yet to fully provide a versatile framework to exploit the flexibility of PR such as hardware/software task migration and bitstream relocation;more importantly, the on-chip debug features to access all processors currently loaded in the system are compromised because of the lack of native-support from vendor tools. In this paper, a novel PR-HMPSoC architecture for dynamic FPGA-based embedded system is proposed to provide solutions for all of the above issues. the results from the experimental system consisting of one static Microblaze and three PR Microblaze/hardware accelerators connected by a Network-on-Chip show that the architecture is very promising with just 8% reduction in operating frequency. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Multi-FPGA reconfigurable system for accelerating MATLAB simulations 24

Multi-FPGA reconfigurable system for accelerating MATLAB sim...

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Al Kadi, Muhammed Ferger, Max Stegemann, Volker Hubner, Michael Ruhr-University Bochum Bochum Germany

ISBN: (纸本)9783000446450

the use of reconfigurable FPGA devices to support the execution of computationally intensive software tasks is discussed in this paper. A system architecture consisting of multiple serially-connected FPGAs is developed, where each FPGA holds a pool of reconfigurable regions. An accelerator can be reconfigured into a region, replaced or discarded at runtime. Configurable connection blocks are responsible of directing data between any two accelerators. the whole system is connected via PCIe-interface to a host PC, where a middleware layer hides all hardware management operations, e.g. routing the data sent among the accelerators, and provides the end-user with an API to use the whole system. Recently, the very fast interfaces for reconfiguring parts of the used FPGAs minimize the overhead caused for hardware modifications. In addition, a manual design of hardware accelerators is not more needed with the continuously improving quality of high-level synthesis tools. In this paper, we considered the case where our system is used within MATLAB. We build a small library to compare and improve upon the execution times of some often used functions. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

An efficient FPGA-based hardware framework for natural feature extraction and related Computer Vision tasks 24

An efficient FPGA-based hardware framework for natural featu...

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Pohl, Matthias Schaeferling, Michael Kiefer, Gundolf University of Applied Sciences Augsburg Dept. of Computer Science An der Hochschule 1 Augsburg86161 Germany

ISBN: (纸本)9783000446450

the paper presents an efficient and flexible framework for extensive image processing tasks. While most available frameworks concentrate on pixel-based modules and interfaces for image preprocessing tasks, our proposal also covers the seamless integration of higher-level algorithms. Window-oriented filter operations, such as noise filters, edge filters or natural feature detectors, are performed within an efficient 2D window pipeline. this structure is generated and optimized automatically based on a user-defined filter configuration. For complex, higher-level algorithms, an optimized array of independent, software-based processing units is generated. As an example application, we chose object recognition based on the well-known SURF algorithm ('Speeded Up Robust Features'), which performs natural feature detection and description. All involved image processing steps were successfully mapped to our architecture. thus, exploiting the FPGAs full potential regarding parallelism, we synthesized one of the most efficient SURF detectors and a complete object recognition system in a single mid-size FPGA. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Compiling text analytics queries to FPGAs 24

Compiling text analytics queries to FPGAs

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Polig, Raphael Atasu, Kubilay Giefers, Heiner Chiticariu, Laura IBM Research - Zurich Rueschlikon Switzerland IBM Research - Almaden San JoseCA United States

ISBN: (纸本)9783000446450

Extracting information from unstructured text data is a compute-intensive task. the performance of general-purpose processors cannot keep up with the rapid growth of textual data. therefore we discuss the use of FPGAs to perform large scale text analytics. We present a framework consisting of a compiler and an operator library capable of generating a Verilog processing pipeline from a text analytics query specified in the annotation query language AQL. the operator library comprises a set of configurable modules capable of performing relational and extraction tasks which can be assembled by the compiler to represent a full annotation operator graph. Leveraging the nature of text processing we show that most tasks can be performed in an efficient streaming fashion. We evaluate the performance, power consumption and hardware utilization of our approach for a set of different queries compiled to a Stratix IV FPGA. Measurements show an up to 79 times improvement of document-throughput over a 64 threaded software implementation on a POWER7 server. Moreover the accelerated system's energy efficiency is up to 85 times better. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

Heterogeneous dataflow architectures for FPGA-based sparse LU factorization 24

Heterogeneous dataflow architectures for FPGA-based sparse L...

引用

24th international conference on field programmable logic and applications, FPL 2014

作者： Siddhartha Kapre, Nachiket School of Computer Engineering Nanyang Technological University 50 Nanyang Avenue SingaporeS639798 Singapore

ISBN: (纸本)9783000446450

FPGA-based token dataflow architectures with heterogeneous computation and communication subsystems can accelerate hard-to-parallelize, irregular computations in sparse LU factorization. We combine software pre-processing and architecture customization to fully expose and exploit the underlying heterogeneity in the factorization algorithm. We perform a one-time pre-processing of the sparse matrices in software to generate dataflow graphs that capture raw parallelism in the computation through substitution and reassociation transformations. We customize the dataflow architecture by picking the right mixture of addition and multiplication processing elements to match the observed balance in the dataflow graphs. Additionally, we modify the network-onchip to route certain critical dependencies on a separate, faster communication channel while relegating less-critical traffic to the existing channels. Using our techniques, we show how to achieve speedups of up to 37% over existing state-of-the-art FPGA-based sparse LU factorization systems that can already run 3-4× faster than CPU-based sparse LU solvers using the same hardware constraints. © 2014 Technical University of Munich (TUM).

关键词： field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共192页 << < 87 88 89 90 91 92 93 94 95 96 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：