检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

712 篇 会议
25 篇 期刊文献

馆藏范围

737 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

491 篇 工学
- 381 篇 电气工程
- 197 篇 电子科学与技术（可...
- 98 篇 计算机科学与技术...
- 23 篇 材料科学与工程（可...
- 16 篇 软件工程
- 10 篇 控制科学与工程
- 8 篇 信息与通信工程
- 6 篇 机械工程
- 5 篇 交通运输工程
- 4 篇 安全科学与工程
- 3 篇 网络空间安全
- 2 篇 化学工程与技术
- 1 篇 力学（可授工学、理...
- 1 篇 仪器科学与技术
- 1 篇 动力工程及工程热...
- 1 篇 建筑学
- 1 篇 土木工程
- 1 篇 生物医学工程（可授...
17 篇 理学
- 8 篇 物理学
- 6 篇 数学
- 1 篇 地球物理学
- 1 篇 地质学
- 1 篇 系统科学
6 篇 管理学
- 6 篇 管理科学与工程(可...
- 1 篇 工商管理
1 篇 经济学
- 1 篇 应用经济学

主题

41 篇 hardware
34 篇 circuit faults
33 篇 field programmab...
31 篇 algorithm design...
30 篇 cmos integrated ...
30 篇 cmos technology
26 篇 logic gates
26 篇 clocks
25 篇 delay
24 篇 voltage
24 篇 integrated circu...
23 篇 digital circuits
22 篇 circuit simulati...
20 篇 switches
20 篇 circuits
19 篇 reliability
18 篇 power demand
18 篇 costs
17 篇 hardware design ...
17 篇 transistors

机构

13 篇 faculty of infor...
10 篇 univ bremen inst...
9 篇 slovak univ tech...
8 篇 brno univ techno...
6 篇 institute of com...
5 篇 dfki gmbh cyber ...
5 篇 ihp technol pk 2...
5 篇 brno univ techno...
5 篇 univ oslo dept i...
5 篇 warsaw univ tech...
5 篇 warsaw univ tech...
4 篇 slovak univ tech...
4 篇 ihp im technolog...
4 篇 univ tokyo vlsi ...
4 篇 cyber-physical s...
4 篇 univ montpellier...
4 篇 silesian tech un...
4 篇 czech tech univ ...
4 篇 st microelect gr...
4 篇 norwegian univer...

作者

13 篇 stopjakova viera
13 篇 pleskacz witold ...
12 篇 sekanina lukas
11 篇 drechsler rolf
11 篇 asada kunihiro
10 篇 bosio alberto
9 篇 rolf drechsler
9 篇 kerkhoff hans g.
8 篇 arbet daniel
8 篇 nakura toru
8 篇 fiser petr
8 篇 steininger andre...
7 篇 siwiec krzysztof
7 篇 zimmermann horst
7 篇 novak ondrej
7 篇 wille robert
7 篇 vierhaus heinric...
7 篇 borejko tomasz
6 篇 stamenkovic zora...
6 篇 viera stopjakova

语言

735 篇 英文
2 篇 中文

检索条件"任意字段=2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2009"

共 737 条记录，以下是1-10 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Proceedings - 21st ieee International symposium on design and diagnostics of electronic circuits and systems, ddecs 2018

Proceedings - 21st IEEE International Symposium on Design an...

引用

21st ieee International symposium on design and diagnostics of electronic circuits and systems, ddecs 2018

ISBN: (纸本)9781538657546

The proceedings contain 30 papers. The topics discussed include: reliability-aware multi-vth domain digital design assessment;replication-based deterministic testing of 2-dimensional arrays with highly interrelated cells;contribution to automated generating of system power-management specification;a rare event based yield estimation methodology for analog circuits;two-stage bulk-driven variable gain amplifier for low-voltage applications;heuristic for page-based incremental reprogramming of wireless sensor nodes;tuning stochastic space compaction to faster-than-at-speed test;constraint-based pattern retargeting for reducing localized power activity during testing;and an integrated phase shifting frequency synthesizer for active electronically scanned arrays.

关键词：

来源：评论

学校读者我要写书评

暂无评论

Adaptive Input Normalization for Quantized Neural Networks 27

Adaptive Input Normalization for Quantized Neural Networks

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Schmidt, Jan Fiser, Petr Skrbek, Miroslav Czech Tech Univ Dept Digital Design Prague Czech Republic

ISBN: (纸本)9798350359343

Neural networks with quantized activation functions cannot adapt the quantization at the input of their first layer. Preprocessing is therefore required to adapt the range of input data to the quantization range. Such preprocessing usually includes an activation-wise linear transformation and is steered by the properties of the training set. We suggest to include the linear transform into the training process. Using the Jet Stream Classification task and an evaluation architecture of three quantized dense layers, we document that it improves accuracy, requires the same resources as standard preprocessing, plays a role in network pruning, and is reasonably stable with respect to initialization.

关键词： neural network data preprocessing linear transformation adaptive quantization

来源：评论

学校读者我要写书评

暂无评论

QDI Binary Comparator Networks and their Application in Combinational Logic 27

QDI Binary Comparator Networks and their Application in Comb...

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Huemer, Florian TU Wien Inst Comp Engn Vienna Austria

ISBN: (纸本)9798350359343

Binary comparator networks have already been used in quasi delay-insensitive (QDI) circuit design for the construction of completion detectors. This paper demonstrates how they can also be utilized to implement a wide range of Boolean functions for combinational QDI logic blocks. designing combinational logic for QDI circuits poses several challenges because data must be processed in an encoded form (usually dual-rail) and it must be ensured that the resulting circuits do not contain hazards or orphans. These design constraints impose a considerable hardware overhead on the resulting circuits. Hence, over the years numerous design and optimization strategies have been proposed. We show that our comparator-network-based construction approach yields promising results for certain types of functions compared to other common QDI design styles.

关键词： asynchronous circuits QDI sorting networks

来源：评论

学校读者我要写书评

暂无评论

Foreword to the special issue on 20th ieee international symposium on design and diagnostics of electronic circuits and systems (ddecs2017)

Foreword to the special issue on 20th IEEE international sym...

引用

作者： Zoran, Stamenkovic Ondrej, Novak Witold, Pleskacz

来源：评论

学校读者我要写书评

暂无评论

The Impact of Well-Edge Proximity Effect on PMOS Threshold Voltage in Various Submicron CMOS Technologies 27

The Impact of Well-Edge Proximity Effect on PMOS Threshold V...

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Grochowska, Marika Pleskacz, Witold A. Cadence Design Syst Ul Emili Plater 28 PL-00688 Warsaw Poland Warsaw Univ Technol Inst Microelect & Optoelect Ul Koszykowa 75 PL-00662 Warsaw Poland

ISBN: (纸本)9798350359343

This paper explains the background of the well-edge proximity effect (WPE) and sums up its impact on pMOS threshold voltage (V-th) in the following CMOS technologies: 65nm (bulk), 40nm (bulk) from two different vendors, 28nm (bulk and FDSOI) and 16nm (FinFET). The results clearly show that WPE cannot be ignored during layout design for any of presented technology. Fortunately, the effect of well-edge proximity is essential at 1 mu m or shorter distances. At longer distances its impact decreases almost to zero. In 40nm technology it can change threshold voltage even by 33 % for IO devices while at 16nm the change will be just 1.87%. Although the technologies are varied in transistor length and process of fabrication the WPE effect remains present.

关键词： Threshold voltage

来源：评论

学校读者我要写书评

暂无评论

A ML-based Approach for Finding the Product Definition Space of Microelectronic Power Switches 27

A ML-based Approach for Finding the Product Definition Space...

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Beladi, Seyedbehnam Maurer, Linus Stricker, Jonas Pelz, Georg Univ Bundeswehr Munich Munich Germany Infineon Technol AG Munich Germany

ISBN: (纸本)9798350359343

designing power electronic switches in a timely manner is essential for a wide range of electrical applications. The challenge arises when determining the acceptable design parameters from the product definition space that lead to a functioning application. Creating a well-defined product definition space can help reduce design cycle time and minimize the risk of design failure or non-compliance with requirements. In response to this, we propose a machine learning-based framework to create this space with substantially less simulations in comparison to exhaustive and optimization-based methods. This is particularly beneficial in higher dimensions where running numerous simulations may not be feasible. We applied this approach to generic silicon power switches within a half-bridge motor drive application simulation, defining borders that closely match-above 98%-to the borders of the product definition space. In this use case, the need for simulations is reduced by a factor of five, while still meeting all operating conditions and requirements.

关键词： Product Definition Machine Learning Silicon Power MOSFET half-bridge motor drive Product design

来源：评论

学校读者我要写书评

暂无评论

A Comparison of Logic Extraction Methods in Hardware-Translated Neural Networks 27

A Comparison of Logic Extraction Methods in Hardware-Transla...

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Schmidt, Jan Fiser, Petr Skrbek, Miroslav Czech Tech Univ Dept Digital Design Prague Czech Republic

ISBN: (纸本)9798350359343

Small quantized neural networks with strong requirements on throughput and latency can be translated into logic circuits and synthesized by logic design tools. With networks having no state (memory), the circuits are combinational. To capture the function of the network (or a part of it) as a logic function, two approaches have been taken. The first one observes the inputs and outputs, while the network predicts a training set, and uses them directly as specification. The response to activation values that have not occurred in the training set remains unspecified. The other approach uses a complete set of activation values at the input of the examined part. We measured accuracy, the influence of logic minimization, and their impact on the final synthesized circuit on dense neural networks in different stages of low-magnitude pruning on the MNIST and JSC datasets. The results show that the first method can be used for functions with fan-in below 10-12 while not working against generalization. We also document the quantitative changes in quantized networks.

关键词： neural network quantization hardware logic minimization logic synthesis

来源：评论

学校读者我要写书评

暂无评论

Evaluating the Reliability of Integer Multipliers With Respect to Permanent Faults 27

Evaluating the Reliability of Integer Multipliers With Respe...

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Deligiannis, Nikolaos I. Cantoro, Riccardo Reorda, Matteo Sonza Habib, S. E. D. Politecn Torino Dept Control & Comp Engn DAUIN Turin Italy Cairo Univ Dept Elect & Elect Commun Engn Giza Egypt

ISBN: (纸本)9798350359343

Arithmetic circuits form the foundation of modern digital computation, enabling us to conduct precise mathematical operations and drive the digital age. They are integral components in nearly every digital circuit, such as processors' arithmetic and logic units. Especially in safety-critical domains like automotive and aviation, the flawless operation of these circuits is of paramount importance. This paper presents a case study involving two variants of Dadda multipliers and assesses their intrinsic reliability when affected by permanent hardware faults. We conducted extensive fault injection campaigns on the circuit models under various datasets, presenting the aggregated statistical errors in the form of the mean absolute error (MAE) for each case. Specifically, we performed fault injection campaigns in which the operands are sourced from trained quantized weights of a convolutional neural network, as well as randomly generated sets of integers. The results not only reveal differences between the two circuits but also show significant variations when different datasets are used in the fault injection campaigns.

关键词： Reliability Stuck-At Fault Fault Injection Campaign Arithmetic circuits Dadda Multipliers

来源：评论

学校读者我要写书评

暂无评论

Verifying Bio-electronic systems 26

Verifying Bio-Electronic Systems

引用

26th International symposium on design and diagnostics of electronic circuits and systems (ddecs)

作者： Heuer, Joseline Krenz-Baath, Rene Obermaisser, Roman Hsch Hamm Lippstadt Hamm Germany Univ Siegen Inst Embedded Syst Siegen Germany

ISBN: (纸本)9798350332773

The functional safety of implanted medical devices is of high importance. This works presents a novel concept to verify bio-electronic systems modeling the medical device in connection with the interacting biological system. The concept is applied to a setup consisting of an implanted pacemaker and an interacting organ, the human heart. The resulting model is verified with respect to relevant properties such as the reachability of hazard-related states appearing through the interaction of the bioelectronic system. In contrast to previous contributions this work demonstrates the ability to deterministicly verify bio-electronic systems containing relevant and detailed models of the interacting biological system.

关键词： Biological systems

来源：评论

学校读者我要写书评

暂无评论

Performance and Error Tolerance of Stochastic Computing-based Digital Filter design 27

Performance and Error Tolerance of Stochastic Computing-base...

引用

27th International symposium on design & diagnostics of electronic circuits & systems (ddecs)

作者： Sengupta, Roshwin Polian, Ilia Hayes, John P. Univ Stuttgart Inst Comp Architecture & Comp Engn Stuttgart Germany Univ Michigan Comp Engn Lab Ann Arbor MI 48109 USA

ISBN: (纸本)9798350359343

Recent advances in near-sensor computing have prompted the need to design low-cost digital filters for edge devices. Stochastic computing (SC), leveraging its probabilistic bit-streams, has emerged as a compelling alternative to traditional deterministic computing for filter design. This paper examines error tolerance, area and power efficiency, and accuracy loss in SC-based digital filters. Specifically, we investigate the impact of various stochastic number generators and increased filter complexity on both FIR and IIR filters. Our results indicate that in an error-free environment, SC exhibits a 49% area advantage and a 64% power efficiency improvement, albeit with a slight loss of accuracy, compared to traditional binary implementations. Furthermore, when the input bitstreams are subject to a 2% bit-flip error rate, SC FIR and SC IIR filters have a much smaller performance degradation (1.3X and 1.9X, respectively) than comparable binary filters. In summary, this work provides useful insights into the advantages of stochastic computing in digital filter design, showcasing its robust error resilience, significant area and power efficiency gains, and trade-offs in accuracy compared to traditional binary approaches.

关键词： FIR filter IIR filter stochastic computing

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共74页 << < 1 2 3 4 5 6 7 8 9 10 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：