The implementation of a scalable elliptic curve cryptography (ECC) processor is presented in this paper. The proposed ECC processor supports all 5 pseudo-random curves recommended by the National Institute of Standard...
详细信息
ISBN:
(纸本)9781467357623;9781467357609
The implementation of a scalable elliptic curve cryptography (ECC) processor is presented in this paper. The proposed ECC processor supports all 5 pseudo-random curves recommended by the National Institute of Standards and Technology (NIST) without the need to reconfigure the fpga. The paper proposes a finite field arithmetic unit (FFAU) that reduces the number of clock cycles required to compute the elliptic curve point multiplication (ECPM) operation for ECC. The paper also presents a Lopez-Dahab algorithm with modified instructions to take advantage of the novel FFAU architecture. The completed scalable ECC processor (ECP) is implemented in hardware and a comparison analysis to the state-of-the-art designs is also discussed.
The potential design space of fpga accelerators is very large. The factors that define the performance of a particular implementation include the architecture design, number of pipelines, and memory bandwidth. In this...
详细信息
ISBN:
(纸本)9783642368127;9783642368110
The potential design space of fpga accelerators is very large. The factors that define the performance of a particular implementation include the architecture design, number of pipelines, and memory bandwidth. In this paper we present a mathematical model that, based on these factors, predicts the computation time of pipelined fpga accelerators. This model can be used to quickly explore the design space without any implementation or simulation. We evaluate the model, its usefulness, and ability to identify the bottlenecks and improve performance. Being the core of many compute-intensive applications, linear algebra computations are the main contributors to their total execution time. Hence, five relevant linear algebra computations are selected, analyzed, and the accuracy of the model is validated against implemented designs.
In order to improve performance in the many-core era, we should utilize all cores on a chip effectively. However, it is difficult to parallelize programs so as to utilize all cores, and single-thread regions remain as...
详细信息
Nowadays, different industrial processes use induction motors fed through variable speed drives (VSD). In order to improve these processes, the industry demands the use of smart sensors to detect the faults, reduce th...
详细信息
ISBN:
(纸本)9781479900251
Nowadays, different industrial processes use induction motors fed through variable speed drives (VSD). In order to improve these processes, the industry demands the use of smart sensors to detect the faults, reduce the cost of maintenance, and decrease power consumption. In this work, broken rotor bars, unbalance and misalignment are automatically detected in induction motors fed by a VSD using the three current phases online, with a smart sensor. The proposed smart sensor is implemented in a fieldprogrammablegate array offering a low computational load methodology, low-cost, and portable solution for fault detection in induction motors VSD-fed. Results show a high effectiveness detection of the treated faults.
The early detection of incipient faults is desirable in mission-critical applications such as shipboard propulsion drives. This paper presents an online condition-monitoring approach for detecting early stage faults i...
详细信息
ISBN:
(纸本)9781479900251
The early detection of incipient faults is desirable in mission-critical applications such as shipboard propulsion drives. This paper presents an online condition-monitoring approach for detecting early stage faults in IGBTs. The proposed algorithm extracts important device features (i.e. on-state resistance, gate charge, etc.) and compares them to healthy values recorded over a range of operating conditions. The algorithm is based on principal-components analysis (PCA). An experimental implementation in an IGBT-based drive is described, and results recorded with two different faults over a range of operating conditions are presented. The scheme integrates well with new fpga-based gate drives and provides a powerful alternative to rules-based fault detection.
With the development of electronic and information technology, the signal generator has been widely used in various fields of electronic technology. And the requirement of its performance is increasingly more and more...
详细信息
ISBN:
(纸本)9781479905348
With the development of electronic and information technology, the signal generator has been widely used in various fields of electronic technology. And the requirement of its performance is increasingly more and more superior, such as adjustable frequency and range, high frequency stability, fast conversion speed, etc. Meanwhile, Some uncommonly special waveforms are needed in some special environment, for example a waveform of 1/(T-t) form used in quantum random number generator. Therefore high-speed and stability arbitrary waveform generator have great significance for the practical application of scientific research. In this paper, the design of the arbitrary waveform generator is based on a fpga chip: XC6SLX75T, using the DDS technology and a high-speed DAC, the digital sampling frequency is up to 1GHz.
A Tree-based 3D Multilevel fpga architecture that unifies two unidirectional programmable interconnection network is presented in this paper. In a Tree-based fpga architecture, the interconnects are arranged in a mult...
详细信息
ISBN:
(纸本)9783642368127;9783642368110
A Tree-based 3D Multilevel fpga architecture that unifies two unidirectional programmable interconnection network is presented in this paper. In a Tree-based fpga architecture, the interconnects are arranged in a multilevel network with the switch blocks placed at different tree levels using Butterfly-Fat-Tree network topology. Two dimensional layout development of a Tree-based multilevel interconnect is a major challenge for Tree-based fpga. A 3D interconnect network technology leverage on Through Silicon Via (TSVs) to re-distribute the Tree interconnects, based on network delay and thermal considerations into multiple silicon layers is discussed. The impact of of Through Silicon Vias and performance improvement of 3D Tree-based fpga are analyzed. We present an optimized physical design technology leverage on TSV, Thermal-TSV (TTSV), and thermal analysis. Compared to 3D Mesh-based fpga, the 3D Tree-based fpga design reduces the number of TSVs by 29% and leads to a performance improvement of 53% based on our place and route experiments.
We have proposed a novel practical nuclear pulse digitizing method, called linear TOT scheme, which linearly converts the peak amplitude of pulses into the time-over-dynamic-threshold (TODT) to realize the digitizatio...
详细信息
ISBN:
(纸本)9781479905348
We have proposed a novel practical nuclear pulse digitizing method, called linear TOT scheme, which linearly converts the peak amplitude of pulses into the time-over-dynamic-threshold (TODT) to realize the digitization by a TDC. In this paper, we are presenting a prototype design of an fpga based 64-channel DAQ system for a continuous crystal PET detector using the linear TOT scheme. The system mainly consists of 64-channel active RC integration and comparison circuits, a shared time-varying threshold voltage generation circuit and an fpga. The physical size of the system is so compact that it could be attached on the base of the PMT. The preliminary test result shows that the system could achieve even better performance than the DAQ system designed by normal ADC technique in our previous work. The design proves that the linear TOT scheme is very effective solution for a high channel count digitizing system in nuclear detection, not only for its high performance and low cost, but also for its high degree of integration.
Block Random Access Memory (BRAM) is a dedicated I8K/36Kbits hard logic configurable memory module embedded in fieldprogrammablegate Array (fpga) devices. BRAMs can be inferred as First In, First Out (FIFO) buffers,...
详细信息
ISBN:
(纸本)9781479904808;9781479912414
Block Random Access Memory (BRAM) is a dedicated I8K/36Kbits hard logic configurable memory module embedded in fieldprogrammablegate Array (fpga) devices. BRAMs can be inferred as First In, First Out (FIFO) buffers, single or dual port, and cascading memory blocks accessed via by-1, 2, 4, 9, 18, and 36 modes. Physical failure analysis (PFA) of intermittent read and write failures evident only at fast frequency mode due to void-like metal defect in 36K(36,864 bits) BRAM block is very difficult and complex. Conventional PFA techniques such as BIRCH and photon emission analysis cannot be used to localize the failure because of frequency dependency and intermittency of failure. Nano-probing each metal trace is almost impossible for an extremely wide area of memory array. This paper will discuss the fast-frequency, initialized read-only diagnostic and failing signature commonality analysis technique and how it was utilized to quantify and localize the defect of an intermittent BRAM failure. A metal-void defect was found as an evidence of this intermittent failure electrically fault isolated by the technique described in this paper.
Algorithms for real-time imaging in medicine are continuously improving. For example an image reconstruction requires rapid processing of large volume of data obtained. One way to speed up certain parts of the data pr...
详细信息
ISBN:
(纸本)9781467359290;9781467359283
Algorithms for real-time imaging in medicine are continuously improving. For example an image reconstruction requires rapid processing of large volume of data obtained. One way to speed up certain parts of the data processing is the use of fpgas. Using this technology can further enhance the integration of electronic systems to the level of mobile systems. The objective of this paper is to reveal and demonstrate the possibility of accelerating algorithms in medical imaging technique using fpga. Conventional graphical outputs are implemented using the graphical control unit with a large video memory. For imaging, however, can be used also such methods which generate images in real time without using the video memory. Sequence of heart images was chosen for the demonstration. These images in quick sequence appear the beating heart - a heart cycle. The animation is solved with different ROM-based images in fpga without continuous redrawing of the video memory. The demonstration design also uses the mouse which movement can smoothly move the animated images. Other image parameters can be set in real time.
暂无评论