检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

22 篇 会议
2 篇 期刊文献

馆藏范围

24 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

21 篇 工学
- 20 篇 计算机科学与技术...
- 5 篇 软件工程
- 4 篇 信息与通信工程
- 2 篇 电气工程
- 1 篇 电子科学与技术（可...
- 1 篇 控制科学与工程
- 1 篇 化学工程与技术
- 1 篇 纺织科学与工程
- 1 篇 生物工程
2 篇 理学
- 1 篇 化学
- 1 篇 生物学
1 篇 法学
- 1 篇 社会学

主题

3 篇 signal processin...
2 篇 design space
2 篇 runtime
2 篇 desmoplakin gene
2 篇 processor
2 篇 digital signal p...
1 篇 on-chip cache
1 篇 conferences
1 篇 self-adaptive ne...
1 篇 user defined des...
1 篇 secure hashing a...
1 篇 co-design
1 篇 object detection
1 篇 breakeven
1 篇 intersection
1 篇 uml
1 篇 compressed sensi...
1 篇 sensor-network s...
1 篇 runtime reconfig...
1 篇 hardware design ...

机构

1 篇 university of bo...
1 篇 univ paris sud l...
1 篇 univ ferrara end...
1 篇 cnrs lcts 3 allé...
1 篇 ensta-paristech ...
1 篇 university of bo...
1 篇 univ lille 1 lif...
1 篇 dgist art adv ra...
1 篇 univ bologna arc...
1 篇 univ europeenne ...
1 篇 tno tech sci the...
1 篇 swiss fed inst t...
1 篇 lund univ dept c...
1 篇 dept of cse sri ...
1 篇 agh univ sci & t...
1 篇 univ bologna dei...
1 篇 polytech montrea...
1 篇 china academic e...
1 篇 ueb cnrs umr 616...
1 篇 ueb ietr insa re...

作者

3 篇 pelcat maxime
2 篇 morin luce
2 篇 nezan jean-franc...
2 篇 menant judicael
2 篇 pressigout murie...
1 篇 d. sharmilarani
1 篇 liu jinghui
1 篇 setti gianluca
1 篇 lu zhou
1 篇 meftali samy
1 篇 xue xiangshang
1 篇 shao wei
1 篇 cheriet farida
1 篇 langlois j. m. p...
1 篇 g. komarasamy
1 篇 couégnat g.
1 篇 holmbacka simon
1 篇 wink thorsten
1 篇 oudni louiza
1 篇 casale-brunet s.

语言

24 篇 英文

检索条件"任意字段=2014 8th Conference on Design and Architectures for Signal and Image Processing, DASIP 2014"

共 24 条记录，以下是1-10 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

A Review of World's Fastest Connected Component Labeling Algorithms: Speed and Energy Estimation 8

A Review of World's Fastest Connected Component Labeling Alg...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Cabaret, Laurent Lacassagne, Lionel Oudni, Louiza Univ Paris Sud Lab Rech Informat F-91405 Orsay France

ISBN: (纸本)9791092279061

Optimizing connected component labeling is currently a very active research field. the current most effective algorithms although close in their design are based on different memory/computation trade-offs. this paper presents a review of these algorithms and a detailed benchmark on several Intel and ARM embedded processors that allows to focus on their advantages and drawbacks and to highlight how processor architecture impact them.

关键词： connected component algorithms Processor architectures

来源：评论

学校读者我要写书评

暂无评论

Video++, a modern image and video processing C++ framework 8

Video++, a modern image and video processing C++ framework

引用

2014 8th conference on design and architectures for signal and image processing, dasip 2014

作者： Garrigues, Matthieu Manzanera, Antoine ENSTA-ParisTech 828 Boulevard des Maréchaux Palaiseau Cedex91762 France

ISBN: (纸本)9791092279054

We present in this paper Video++, a new framework targeting image and video applications running on multi-core processors. While offering a high expressive power, we show that it generates code running up to 32 times faster than the naive equivalents. Taking advantage of the new C++11/C++14 features, tools, we propose simple abstractions matching the performance of hand optimized code. this paper gives an overview of the library and demonstrates its efficiency with some benchmarks. © 2014 European Electronic Chips & Systems design Initiative - ECSI.

关键词： Video signal processing

来源：评论

学校读者我要写书评

暂无评论

Hardware Architecture design and Implementation for FMCW Radar signal processing Algorithm 8

Hardware Architecture Design and Implementation for FMCW Rad...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Eugin, Hyun Lee, Jonghun DGIST ART Adv Radar Technol Lab Robot Res Div Daegu South Korea

ISBN: (纸本)9791092279061

Chirp-sequence-based Frequency Modulation Continuous Wave (FMCW) radar is effective at detecting range and velocity of a target. However, the target detection algorithm is based on two-dimensional Fast Fourier Transform, which uses a great deal of data over several PRIs (Pulse Repetition Intervals). In particular, if the multiple-receive channel is employed to estimate the angle position of a target;even more computational complexity is required. In this paper, we report on how a newly developed signal processing module is implemented in the FPGA, and on its performance measured under test conditions. Moreover, we have presented results from analysis of the use of hardware resources and processing times.

关键词： FMCW radar detection algorithm chirp sequence

来源：评论

学校读者我要写书评

暂无评论

PHAT: A TECHNOLOGY FOR PROTOTYPING PARALLEL HETEROGENEOUS architectures 8

PHAT: A TECHNOLOGY FOR PROTOTYPING PARALLEL HETEROGENEOUS AR...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Wink, thorsten Koch, Andreas Tech Univ Darmstadt Embedded Syst & Applicat Grp Darmstadt Germany

ISBN: (纸本)9791092279061

this paper presents the Parallel Heterogeneous Architecture Technology (PHAT), a scalable design methodology for prototyping and evaluating heterogeneous arrays of software-programmable VLIW processors and both manually designed and automatically-compiled custom hardware accelerators, using a shared memory architecture for communication. We discuss the trade-offs and break-even point for switching from bus-based to network-on-chip interconnects, the interface and protocols for connecting distributed on-chip caches and multi-bank out-of-order offchip- memories, as well as the impact of floorplanning on the quality of results for implementation on Xilinx Virtex 6 LX 760 devices. the capabilities are evaluated at the system-level on the multi-FPGA Convey HC-1ex hybrid-core computer, accessing its high-performance memory system, and integrating r-VEX processor cores with IP blocks for SHA and FFT computations.

关键词： on-chip cache shared memory systems PROTOTYPE circuit layout Secure Hashing Algorithm ARCHITECTURE EIS IMPLEMENTATION PLANS PROCESSOR protocols Parallel Lines Memory architecture system level BREAKEVEN

来源：评论

学校读者我要写书评

暂无评论

Optimized fixed point implementation of a local stereo matching algorithm onto C66x DSP 8

Optimized fixed point implementation of a local stereo match...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Menant, Judicael Pressigout, Muriel Morin, Luce Nezan, Jean-Francois Univ Europeenne Bretagne CNRS INSA IETRUMR 6164 20 Ave Buttes Coesmes F-35708 Rennes France

ISBN: (纸本)9791092279061

Stereo matching techniques aim at reconstructing disparity maps from a pair of images. the use of stereo matching techniques in embedded systems is very challenging due to the complexity of the state-of-the-art algorithms. An efficient local stereo matching algorithm has been chosen from the literature and implemented on a c6678 DSP. Arithmetic simplifications such as approximation by piecewise linear functions and fixed point conversions are proposed. thanks to factorisation and precomputing, the memory footprint is reduced by a factor 13 to fit on the memory footprint available on embedded systems. A 14.5 fps speed (factor 60 speed-up) has been reached with a small quality loss on the final disparity map.

关键词： Fixed point Embedded systems Digital signal processing Desmoplakin Gene linear function mass loss N-ethylcarbaminomethyl-L-isoleucine Velocity coefficient factorization

来源：评论

学校读者我要写书评

暂无评论

Demonstrating a Dataflow-based RTOS for Heterogeneous MPSoC by means of a Stereo Matching Application 8

Demonstrating a Dataflow-based RTOS for Heterogeneous MPSoC ...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Heulot, Julien Menant, Judicael Pelcat, Maxime Nezan, Jean-Francois Morin, Luce Pressigout, Muriel Aridhi, Slaheddine UEB CNRS UMR 6164 INSA Rennes IETR 20 Ave Buttes de Coesmes Rennes France Texas Instruments France Cagnes Sur Mer France

ISBN: (纸本)9791092279061

this demonstration paper presents a multicore Real Time Operating System (RTOS) that schedules a parameterized dataflow Model of Computation (MoC) onto a multicore Digital signal Processor (DSP) at runtime. this RTOS called Synchronous Parameterized and Interfaced Dataflow Embedded Runtime (SPIDER) exploits the Parameterized and Interfaced Synchronous Dataflow (PiSDF) MoC and its features at runtime to identify locally static regions and to optimize their execution onto multicore platforms. the RTOS is used to dispatch a stereo matching algorithm tasks with a varying range of disparities. the platform used for this demonstration is a Texas Instruments Keystone II Multiprocessor System-on-Chip (MPSoC) device composed of 8 DSP cores, 4 ARM cores, a shared memory subsystem, Multicore Navigator and multiple dedicated accelerators.

关键词： Multi-core processors parameterization Runtime data flow Legal Executions Digital signal processing Desmoplakin Gene

来源：评论

学校读者我要写书评

暂无评论

Closed-loop Adaptive and Stochastic Prefetch Mechanism for Data Array 8

Closed-loop Adaptive and Stochastic Prefetch Mechanism for D...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Vincent, Lionel Mancini, Stephane Grenoble Univ PERSYVAL Lab Grenoble France Grenoble Univ TIMA Lab Grenoble France

ISBN: (纸本)9791092279061

Nowadays, one of the main limiting factor in multiprocessor development is the increasing speed gap between efficient processing elements and slow main memories. To reduce this limitation, prefetching mechanisms, implemented in memory hierarchy, attempt to predict the future data needed in local memory. However, classical proposed solutions are no longer efficient for typical access sequences in the context of image processing algorithms. In this paper, a prefetching mechanism is proposed, based on the use of the index array of access rather than memory addresses. the adaptive prediction policy takes into account both application and main memory characteristics. this mechanism enhances the Cache nD-AP, formerly statically set, to improve its performance. Experiments show that the proposed adaptive strategy is able to maintain its efficiency when the characteristics of the system dynamically change.

关键词： prefetching Self tuning image processing algorithm memory hierarchy Access Memory storage allocation adaptive prediction main memory Local Memory

来源：评论

学校读者我要写书评

暂无评论

Model-Driven design flow for distributed control in reconfigurable FPGA systems 8

Model-Driven design flow for distributed control in reconfig...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Trabelsi, Chiraz Meftali, Samy ben Atitallah, Rabie Dekeyser, Jean-Luc Univ Valenciennes LAMIH Valenciennes France Univ Lille 1 LIFL INRIA Lille Nord Europe Lille France

ISBN: (纸本)9791092279061

One of the most challenging and time-consuming design tasks for dynamically reconfigurable FPGA (Field Programmable Gate Array) systems is the design of runtimeadaptation control. this aspect covers various points such as runtime-monitoring, reconfiguration decision-making and reconfiguration realization. In this paper, we propose a control design flow aiming at facilitating the designers work and enhancing their productivity through high design reuse and automation. the proposed flow combines control distribution and Model-Driven-Engineering (MDE). the distributed control structure proposed in this flow aims at facilitating the reuse of the control design by using separate controllers for local and global control problems. the flow enables designers to move from high-level control models, using an extended version of the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) UML standard profile, to an automatic generation of the corresponding VHDL code. the flow was validated through a video processing case study from modeling to implementation in FPGA.

关键词： UML MARTE Model-Driven-Engineering distributed control Partial Dynamic Reconfiguration FPGA

来源：评论

学校读者我要写书评

暂无评论

MARTE to ΠSDF transformation for data-intensive applications analysis 8

MARTE to ΠSDF transformation for data-intensive application...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Ammar, Manel Baklouti, Mouna Pelcat, Maxime Desnos, Karol Abid, Mohamed Natl Engn Sch Sfax CES Lab Sfax Tunisia UEB IETR INSA Rennes CNRSUMR 6164 Rennes France

ISBN: (纸本)9791092279061

this paper proposes and validates a new methodology to facilitate the analysis of modern data-intensive applications. A major part of handling the processing needs of these applications consists in using the appropriate Model-ofComputation (MoC) which guarantees accurate performance estimations. Our methodology introduces one major contribution that facilitates the analysis step in the co-design flow. It is based on an intermediate level of abstraction implementing the Parameterized and Interfaced Synchronous Dataflow (Pi SDF) semantics. In the proposed methodology, a system designer models the embedded system using the standardised Modeling and Analysis of Real-Time and Embedded Systems (MARTE) profile. High-level models are then refined towards intermediate level models by following the Model-Driven Engineering (MDE) transformation paradigm. the model-to-model transformation permitting to reach the Pi SDF level starting from a MARTEcompliant model is detailed and validated in this paper. It is shown to facilitate system analysis.

关键词： Co-design MARTE Pi SDF MDE SoC

来源：评论

学校读者我要写书评

暂无评论

Energy Efficiency and Performance Management of Parallel Dataflow Applications 8

Energy Efficiency and Performance Management of Parallel Dat...

引用

8th conference on design and architectures for signal and image processing (dasip)

作者： Holmbacka, Simon Nogues, Erwan Pelcat, Maxime Lafond, Sebastien Lilius, Johan Abo Akad Univ Dept Informat Technol Turku Finland INSA Rennes CNRS UMR 6164 IETRImage Grp Rennes France

ISBN: (纸本)9791092279061

Parallelizing software is a popular way of achieving high energy efficiency since parallel applications can be mapped on many cores and the clock frequency can be lowered. Perfect parallelism is, however, not often reached and different program phases usually contain different levels of parallelism due to data dependencies. Applications have currently no means of expressing the level of parallelism, and the power management is mostly done based on only the workload. In this work, we provide means of expressing QoS and levels of parallelism in applications for more tight integration with the power management to obtain optimal energy efficiency in multi-core systems. We utilize the dataflow framework PREESM to create and analyze program structures and expose the parallelism in the program phases to the power management. We use the derived parameters in a NLP (Non Linear Programming) solver to determine the minimum power for allocating resources to the applications.

关键词： Power manager Multi-core Application Parallelism Dataflow framework

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共3页 << < 1 2 3 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：