检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

566 篇 会议
27 篇 期刊文献

馆藏范围

593 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

291 篇 工学
- 284 篇 计算机科学与技术...
- 248 篇 软件工程
- 66 篇 电子科学与技术（可...
- 30 篇 电气工程
- 29 篇 信息与通信工程
- 26 篇 控制科学与工程
- 8 篇 动力工程及工程热...
- 4 篇 机械工程
- 4 篇 光学工程
- 4 篇 材料科学与工程（可...
- 4 篇 建筑学
- 4 篇 土木工程
- 3 篇 安全科学与工程
- 2 篇 力学（可授工学、理...
- 2 篇 仪器科学与技术
- 1 篇 化学工程与技术
- 1 篇 纺织科学与工程
- 1 篇 轻工技术与工程
- 1 篇 航空宇航科学与技...
71 篇 理学
- 48 篇 数学
- 33 篇 系统科学
- 7 篇 统计学（可授理学、...
- 4 篇 物理学
- 1 篇 生物学
43 篇 管理学
- 35 篇 管理科学与工程(可...
- 13 篇 工商管理
- 10 篇 图书情报与档案管...
4 篇 法学
- 3 篇 社会学
- 1 篇 法学
3 篇 经济学
- 3 篇 应用经济学

主题

122 篇 hardware
73 篇 computer archite...
54 篇 embedded system
50 篇 permission
40 篇 application soft...
38 篇 system-on-a-chip
37 篇 embedded systems
35 篇 energy consumpti...
33 篇 algorithm design...
31 篇 computational mo...
28 篇 space exploratio...
28 篇 software
27 篇 field programmab...
24 篇 runtime
23 篇 system-on-chip
22 篇 timing
22 篇 costs
20 篇 delay
19 篇 registers
19 篇 high level synth...

机构

8 篇 center for embed...
6 篇 school of comput...
6 篇 department of co...
5 篇 school of inform...
5 篇 center for embed...
5 篇 institute for in...
4 篇 university of er...
4 篇 department of el...
4 篇 univ elect sci &...
4 篇 nec laboratories...
4 篇 philips research...
3 篇 integrated signa...
3 篇 department of el...
3 篇 department of co...
3 篇 chongqing univ c...
3 篇 philips research...
3 篇 graz university ...
3 篇 arizona state un...
3 篇 univ calif river...
3 篇 politecn torino ...

作者

7 篇 sri parameswaran
7 篇 ogras umit y.
7 篇 parameswaran sri
7 篇 nikil dutt
7 篇 leupers rainer
6 篇 dutt nikil
6 篇 mitra tulika
5 篇 jiang wei
5 篇 pasricha sudeep
5 篇 rolf ernst
5 篇 robert p. dick
5 篇 jinyu zhan
5 篇 gerstlauer andre...
5 篇 tei-wei kuo
5 篇 wei jiang
5 篇 yuan-hao chang
5 篇 rainer leupers
5 篇 zhan jinyu
5 篇 fummi franco
4 篇 takach andres

语言

593 篇 英文

检索条件"任意字段=2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES ISSS 2014"

共 593 条记录，以下是171-180 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

How to enable software isolation and boost system performance with sub-block erase over 3D flash memory

How to enable software isolation and boost system performanc...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Hsin-Yu Chang Chien-Chung Ho Yuan-Hao Chang Yu-Ming Chang Tei-Wei Kuo Department of Computer Science and Information Engineering National Taiwan University Institute of Information Science Academia Sinica Macronix International Co. Ltd. Taiwan Research Center for Information Technology Innovation Academia Sinica

ISBN: (纸本)9781509035908

The write amplification problem deteriorates as the block size of modern flash-memory chips keeps increasing. Without the careful garbage collection, significant live-page copying might even worsen the reliability problem, that is already severe to 3D flash memory. In this work, we propose a sub-block erase design to not only alleviate the write amplification problem by reducing live-page copying but also improve the system reliability with a software isolation strategy. In particular, sub-blocks are carefully allocated to satisfy write requests so as to reduce disturbance by using free or invalid sub-blocks as isolation layers among sub-blocks, without additional hardware cost and capacity loss. A series of experiments were conducted to evaluate the capability of the proposed design. The results show that the proposed design is very effective in improving the system performance by reducing garbage collection overheads and in improving the device reliability/lifetime.

关键词： hardware Three-dimensional displays software Market research system performance Reliability engineering

来源：评论

学校读者我要写书评

暂无评论

Zero and data reuse-aware fast convolution for deep neural networks on GPU

Zero and data reuse-aware fast convolution for deep neural n...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Hyunsun Park Dongyoung Kim Junwhan Ahn Sungjoo Yoo Department of EE POSTECH Department of CSE Seoul National University Department of EE Seoul National University

ISBN: (纸本)9781509035908

Convolution operations dominate the total execution time of deep convolutional neural networks (CNNs). In this paper, we aim at enhancing the performance of the state-of-the-art convolution algorithm (called Winograd convolution) on the GPU. Our work is based on two observations: (1) CNNs often have abundant zero weights and (2) the performance benefit of Winograd convolution is limited mainly due to extra additions incurred during data transformation. In order to exploit abundant zero weights, we propose a low-overhead and efficient hardware mechanism that skips multiplications that will always give zero results regardless of input data (called ZeroSkip). In addition, to leverage the second observation, we present data reuse optimization for addition operations in Winograd convolution (called AddOpt), which improves the utilization of local registers, thereby reducing on-chip cache accesses. Our experiments with a real-world deep CNN, VGG-16, on GPGPU-Sim and Titan X show that the proposed methods, ZeroSkip and AddOpt, achieve 51.8% higher convolution performance than the baseline Winograd convolution. Moreover, even without any hardware modification, AddOpt alone gives 35.6% higher performance on a real hardware platform, Titan X.

关键词： Convolution Graphics processing units hardware Neural networks Kernel Convolutional codes Memory management

来源：评论

学校读者我要写书评

暂无评论

Optimizing the location of ECC protection in Network-on-Chip

Optimizing the location of ECC protection in Network-on-Chip

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Junshi Wang Letian Huang Qiang Li Guangjun Li Axel Jantsch University of Electronic Science and Technology of China Chengdu China TU Wien Vienna Austria

ISBN: (纸本)9781509035908

The communication in Network-on-Chips (NoCs) may be subject to errors. Error Correcting codes (ECCs) can be used to tolerate the transient faults in flits caused by Single Event Upsets (SEU). ECC can improve the reliability of a NoC significantly at the cost of extra area and power consumption. However, ECC units (encoders and decoders) may also suffer from SEU faults and thus may lead to over-protection, meaning that providing more ECC units does not further improve reliability. This work analyzes reliability in NoCs, i.e. fractions of correctly received flits, considering the SEU errors introduced by both protected circuits and ECC units. The results show the potential for over-protection. Based on this analysis, we maximize the protection by optimizing the location of the ECC units. We study the reliability of an 8 × 8 Mesh NoC with six ECC protection strategies, and we conclude that one protection strategy called SLOPE achieves the best trade-off among the six examined strategies by considering reliability, latency, area, energy consumption and design space comprehensively.

关键词： Error correction codes Circuit faults Decoding Fault tolerance Fault tolerant systems Data models

来源：评论

学校读者我要写书评

暂无评论

Conquering MPSoC complexity with principles of a self-aware information processing factory

Conquering MPSoC complexity with principles of a self-aware ...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Nikil Dutt Fadi J. Kurdahi Rolf Ernst Andreas Herkersdorf Center for Embedded & Cyber-physical Systems Univ. of California Irvine CA USA Technische Universität Braunschweig Germany Technical University of Munich Germany

ISBN: (纸本)9781509035908

We introduce the idea of an Information Processing Factory as a step towards autonomous many-core platforms in Cyber-Physical systems (CPS) and the Internet of Things (IoT). It represents a paradigm shift in platform design moving long term, with robust and independent platform operation in the focus of platform-centric design rather than existing semiconductor device or software technology, as mostly seen today. Such a refocus is not only needed to prepare for the time when technology scaling comes to an end, but is a necessity to manage complexity when networked IT systems not only by far outnumber humans but when their complexity by far exceeds that of human societies. While such applications complexity growth is visible to large parts of the society, and is publicly discussed, it is important to note that the complexity growth equally affects the platforms (computers, communication, storage, etc.) which enable such growing applications. This challenge is partly addressed by the new areas of Cyber-Physical systems and the Internet-of-Things, but the changing challenges to the operation of complex microelectronic systems is mostly left to computer and software architects, and to semiconductor technology. This perspective paper motivates the necessity for a paradigm shift in IT system design and its application to autonomous systems as a main application.

关键词： Production facilities IP networks Microelectronics hardware Information processing system-on-chip Safety

来源：评论

学校读者我要写书评

暂无评论

A practical methodology to validate the statistical behavior of Bloom filters

A practical methodology to validate the statistical behavior...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Venkateshwar Kottapalli Sunil Khatri Dept. of Electrical & Computer Engineering Texas A&M University College Station TX USA

ISBN: (纸本)9781509035908

Bloom filters are commonly used to test for set membership. A Bloom filter consists of a series of hash functions, whose combined signature is used to construct a composite hash. Applications are broad, and include networking, transactional memory, server load balancing etc. Several realizations, both in hardware and software, have been proposed in academia and industry, but a reliable means to empirically test the statistical behavior of Bloom filters is lacking. In this paper, we present an efficient, practical methodology to validate the statistical performance of Bloom filters. This paper does not focus on the design of a new Bloom filter. Our scheme is based on the use of the NIST test suite, which is a widely accepted means to test for randomness in the cryptography community. In particular, we first test the randomness of the hash functions that comprise the Bloom filter in isolation, and then test for randomness of the Bloom filter, which is constructed by combining the hash functions. We also prove that randomness is a sufficient condition for the uniformity of the hash function and the Bloom filter output. Finally, we test our approach using two classes of Bloom filters, and based on the results, we provide practical guidelines for designing Bloom filters.

关键词： Memory management NIST Robustness Cryptography hardware Industries Data structures

来源：评论

学校读者我要写书评

暂无评论

Realizing erase-free SLC flash memory with rewritable programming design

Realizing erase-free SLC flash memory with rewritable progra...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Yu-Ming Chang Yung-Chun Li Ping-Hsien Lin Hsiang-Pang Li Yuan-Hao Chang Macronix International Co. Ltd. Emerging System Lab. Hsinchu 300 Taiwan R.O.C. Macronix International Co. Ltd. Emerging System Lab. Hsinchu Taiwan R.O.C. Institute of Information Science Academia Sinica Taipei Taiwan R.O.C.

ISBN: (纸本)9781509035908

Over the past years, the adaptation of flash memory has seen a tremendous growth in a wide range of fields, with high-end applications demanding ever higher reliability and performance for storage devices. Even though a single-level-cell (SLC) flash memory can have a higher endurance and a lower access latency to better meet that requirement in comparison with a multi-level-cell (MLC) one, the rapid deterioration of reliability due to advanced shrinking technology means that a flash block can only survive over a smaller and smaller number of erase cycles. This work proposes an erase-free scheme, which comprises the design of rewritable programming and software management, to enable a rewritable usage model that can reuse flash blocks several times without using erase operations in an SLC flash memory based storage system. The evaluation results show that the proposed scheme achieves 6-time rewritable capability such that 83% erase operations can be removed; in the best settings, the write latency can be reduced by 3.67× on average under various workloads.

关键词： Programming Threshold voltage Error correction codes Reliability engineering Memory management hardware

来源：评论

学校读者我要写书评

暂无评论

Runtime configurable deep neural networks for energy-accuracy trade-off

Runtime configurable deep neural networks for energy-accurac...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Hokchhay Tann Soheil Hashemi R. Iris Bahar Sherief Reda School of Engineering Brown University Providence RI

ISBN: (纸本)9781509035908

We present a novel dynamic configuration technique for deep neural networks that permits step-wise energy-accuracy tradeoffs during runtime. Our configuration technique adjusts the number of channels in the network dynamically depending on response time, power, and accuracy targets. To enable this dynamic configuration technique, we co-design a new training algorithm, where the network is incrementally trained such that the weights in channels trained in earlier steps are fixed. Our technique provides the flexibility of multiple networks while storing and utilizing one set of weights. We evaluate our techniques using both an ASIC-based hardware accelerator as well as a low-power embedded GPGPU and show that our approach leads to only a small or negligible loss in the final network accuracy. We analyze the performance of our proposed methodology using three well-known networks for MNIST, CIFAR-10, and SVHN datasets, and we show that we are able to achieve up to 95% energy reduction with less than 1% accuracy loss across the three benchmarks. In addition, compared to prior work on dynamic network reconfiguration, we show that our approach leads to approximately 50% savings in storage requirements, while achieving similar accuracy.

关键词： hardware Runtime Training Memory management Neurons Neural networks Convolution

来源：评论

学校读者我要写书评

暂无评论

A design to reduce write amplification in object-based NAND flash devices

A design to reduce write amplification in object-based NAND ...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Jie Guo Chuhan Min Tao Cai Yiran Chen Department of Electrical and Computer Engineering University of Pittsburgh School of Computer Science and Telecommunication Engineering Jiangsu University

ISBN: (纸本)9781509035908

Write amplification is a major cause of performance and endurance degradations in NAND flash based storage systems. In an object-based NAND flash device, two causes of write amplification are onode partial update and cascading update. Updating one onode, a kind of small-sized object metadata, invokes partial page update (i.e., onode partial update) that incurs unnecessary migration of the un-updated data. An cascading update denotes that object metadata is updated in a cascading manner due to erase-before-program property of NAND flash memory. In this work, we propose a system design to alleviate onode partial update and cascading update. The proposed system design includes: 1) A multi-level garbage collection technique to minimize unnecessary data migration incurred by onode partial update; 2) A B+ table tree and selective cache design to reduce the write operations associated with cascading update; and 3) A power failure handling technique to guarantee system consistency. Experiment results show that our proposed design can achieve up to 20% write reduction compared to the best state-of-the-art.

关键词： Metadata Indexes system analysis and design Memory management Random access memory Resource management

来源：评论

学校读者我要写书评

暂无评论

Scalable and realistic benchmark synthesis for efficient NoC performance evaluation: A complex network analysis approach

Scalable and realistic benchmark synthesis for efficient NoC...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Yuankun Xue Paul Bogdan University of Southern California Los Angeles USA

ISBN: (纸本)9781509035908

The complexity of the design-space exploration of large-scale NoCs is exacerbated not only by the ever-increasing number of cores, but also by the increased runtime uncertainties in both the scale and task structure of the emerging applications. Consequently, it is crucial to develop rigorous mathematical frameworks for capturing the task dependencies of varied applications to foster the generation of realistic benchmarks that can guide the NoC design. However, the current NoC benchmark suites either lack portability and poorly scale as they require intensive development efforts on specific architectures and simulation time, or are synthesized based on purely stochastic models that are disconnected with real applications, which may easily lead to biased and/or delayed design choices. To overcome these drawbacks, we propose a benchmark synthesis framework that i) not only allows extraction of dynamical task dependencies of the application and synthesize traffic workloads spatio-temporally consistent with realistic traffic behavior, ii) but can also be easily scaled by the proposed complex-network inspired algorithm for large benchmark generation while preserving key structural features that governs application communication behaviors. We validate the proposed framework on a large-scale simulation environment by running a set of real applications. Experimental results show that the synthesized benchmarks respect the traffic patterns of the original applications and preserve key features of application task structures.

关键词： Benchmark testing Mathematical model Runtime Stochastic processes Heuristic algorithms Complex networks Computer architecture

来源：评论

学校读者我要写书评

暂无评论

An accurate and flexible early memory system power evaluation approach using a microcomponent method

An accurate and flexible early memory system power evaluatio...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Chi-Kang Chen Hsin-I Wu Chi-Ting Hsiao Ren-Song Tsay Industrial Technology Research Institute Hsinchu Taiwan Department of Computer Science National Tsing-Hua University Hsinchu Taiwan

ISBN: (纸本)9781509035908

As energy efficiency has become a primary concern, system designers have greater need for a flexible and highly accurate power estimation method for evaluating different architecture options. Since memory is an increasingly dominant power consumer, we reexamine existing memory power models and propose a highly efficient microcomponent-based approach with data-aware refinement for accurate system-level power estimations. The key contribution of our approach is that the proposed microcomponent method allows designers to use flexible architecture compositions. Our approach identifies the common microcomponents used by internal memory commands and accurately pre-calibrates the power consumption pattern of each microcomponent. We decompose target design architectures into these microcomponents to easily derive accurate power estimates. To achieve very high accuracy, we consider the data variation effect by leveraging the fact that memory circuit is mainly doing data passing and hence a simple interpolation technique can further boost accuracy. Our experiments show that the proposed approach produces accurate results of less than 2% error rate in average for system power analysis.

关键词： Integrated circuit modeling Random access memory Power demand Memory management Timing Computational modeling Estimation

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共60页 << < 14 15 16 17 18 19 20 21 22 23 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：