检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

566 篇 会议
27 篇 期刊文献

馆藏范围

593 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

291 篇 工学
- 284 篇 计算机科学与技术...
- 248 篇 软件工程
- 66 篇 电子科学与技术（可...
- 30 篇 电气工程
- 29 篇 信息与通信工程
- 26 篇 控制科学与工程
- 8 篇 动力工程及工程热...
- 4 篇 机械工程
- 4 篇 光学工程
- 4 篇 材料科学与工程（可...
- 4 篇 建筑学
- 4 篇 土木工程
- 3 篇 安全科学与工程
- 2 篇 力学（可授工学、理...
- 2 篇 仪器科学与技术
- 1 篇 化学工程与技术
- 1 篇 纺织科学与工程
- 1 篇 轻工技术与工程
- 1 篇 航空宇航科学与技...
71 篇 理学
- 48 篇 数学
- 33 篇 系统科学
- 7 篇 统计学（可授理学、...
- 4 篇 物理学
- 1 篇 生物学
43 篇 管理学
- 35 篇 管理科学与工程(可...
- 13 篇 工商管理
- 10 篇 图书情报与档案管...
4 篇 法学
- 3 篇 社会学
- 1 篇 法学
3 篇 经济学
- 3 篇 应用经济学

主题

122 篇 hardware
73 篇 computer archite...
54 篇 embedded system
50 篇 permission
40 篇 application soft...
38 篇 system-on-a-chip
37 篇 embedded systems
35 篇 energy consumpti...
33 篇 algorithm design...
31 篇 computational mo...
28 篇 space exploratio...
28 篇 software
27 篇 field programmab...
24 篇 runtime
23 篇 system-on-chip
22 篇 timing
22 篇 costs
20 篇 delay
19 篇 registers
19 篇 high level synth...

机构

8 篇 center for embed...
6 篇 school of comput...
6 篇 department of co...
5 篇 school of inform...
5 篇 center for embed...
5 篇 institute for in...
4 篇 university of er...
4 篇 department of el...
4 篇 univ elect sci &...
4 篇 nec laboratories...
4 篇 philips research...
3 篇 integrated signa...
3 篇 department of el...
3 篇 department of co...
3 篇 chongqing univ c...
3 篇 philips research...
3 篇 graz university ...
3 篇 arizona state un...
3 篇 univ calif river...
3 篇 politecn torino ...

作者

7 篇 sri parameswaran
7 篇 ogras umit y.
7 篇 parameswaran sri
7 篇 nikil dutt
7 篇 leupers rainer
6 篇 dutt nikil
6 篇 mitra tulika
5 篇 jiang wei
5 篇 pasricha sudeep
5 篇 rolf ernst
5 篇 robert p. dick
5 篇 jinyu zhan
5 篇 gerstlauer andre...
5 篇 tei-wei kuo
5 篇 wei jiang
5 篇 yuan-hao chang
5 篇 rainer leupers
5 篇 zhan jinyu
5 篇 fummi franco
4 篇 takach andres

语言

593 篇 英文

检索条件"任意字段=2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES ISSS 2014"

共 593 条记录，以下是411-420 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Multi-processor system design with ESPAM

Multi-processor system design with ESPAM

引用

codes+isss 2006: 4th international conference on hardware software codesign and system synthesis

作者： Nikolov, Hristo Stefanov, Todor Deprettere, Ed Leiden Institute of Advanced Computer Science Leiden University Netherlands

ISBN: (纸本)1595933700

For modern embedded systems, the complexity of embedded applications has reached a point where the performance requirements of these applications can no longer be supported by embedded system architectures based on a single processor. Thus, the emerging embedded system-on-Chip platforms are increasingly becoming multiprocessor architectures. As a consequence, two major problems emerge, i.e., how to design and how to program such multiprocessor platforms in a systematic and automated way in order to reduce the design time and to satisfy the performance needs of applications executed on these platforms. Unfortunately, most of the current design methodologies and tools are based on Register Transfer Level (RTL) descriptions, mostly created by hand. Such methodologies are inadequate, because creating RTL descriptions of complex multiprocessor systems is error-prone and time *** an efficient solution to these two problems, in this paper we propose a methodology and techniques implemented in a tool called Espam for automated multiprocessor system design and implementation. Espam moves the design specification from RTL to a higher, so called system level of abstraction. We explain how starting from system level platform, application, and mapping specifications, a multiprocessor platform is synthesized and programmed in a systematic and automated way. Furthermore, we present some results obtained by applying our methodology and Espam tool to automatically generate multiprocessor systems that execute a real-life application, namely a Motion-JPEG encoder. © Copyright 2006 ACM.

关键词： Multiprocessing systems

来源：评论

学校读者我要写书评

暂无评论

Creation and utilization of a virtual platform for embedded software optimization: An industrial case study

Creation and utilization of a virtual platform for embedded ...

引用

codes+isss 2006: 4th international conference on hardware software codesign and system synthesis

作者： Hong, Sungpack Yoo, Sungjoo Lee, Sheayun Lee, Sangwoo Nam, Hye Jeong Yoo, Bum-Seok Hwang, Jaehyung Song, Donghyun Kim, Janghwan Kim, Jeongeun Jin, Hoonsang Choi, Kyu-Myung Kong, Jeong-Taek Eo, Sookwan CAE Team System LSI Division Samsung Electronics CO. LTD. Flash Software Group Memory Division Samsung Electronics CO. LTD. Storage Team System LSI Division Samsung Electronics CO. LTD. HDD Development Group Storage Division Samsung Electronics CO. LTD. Software Laboratories Mobile SW Platform Samsung Electronics Co. Ltd.

ISBN: (纸本)1595933700

Virtual platform (ViP), or ESL (Electronic system Level) simulation model, is one of the most widely renowned system level design techniques. In this paper, we present a case study of creating and applying the ViP in the development of a new hard disk system called Hybrid-HDD that is one of the main features in the Windows VISTA (R). First, we summarize how we developed the ViP including the levels of timing accuracy of models, automatic generation of models from RTL code, external subsystem models, etc. Then, we explain how we exploited the ViP in software optimization. Compared with the conventional flow of software development, e.g. based on the real board, the ViP gives a better profiling capability thereby allowing designers to find more chances of code optimization. Based on the simulation and analysis with the ViP, the software optimization could improve system performance by more than 50%. However, in our case study, we found that the current ViP technique needs further improvements to become a true ESL design technique.

关键词： Embedded systems

来源：评论

学校读者我要写书评

暂无评论

Thermal-aware high-level synthesis based on network flow method

Thermal-aware high-level synthesis based on network flow met...

引用

codes+isss 2006: 4th international conference on hardware software codesign and system synthesis

作者： Lim, Pilok Kim, Taewhan School of Electrical Enginnering and Computer Science Seoul National University Seoul Korea Republic of

ISBN: (纸本)1595933700

Lowering down the chip temperature is becoming one of the important design considerations, since temperature adversely and seriously affects many of design qualities, such as reliability, performance and leakage power of chip, and also increases the packaging cost. In this work, we address a new problem of thermal-aware module binding in high-level synthesis, in which the objective is to minimize the peak temperature of the chip. The two key contributions are (1) to solve the binding problem with the primary objective of minimizing the 'peak' switched capacitance of modules and the secondary objective of minimizing the 'total' switched capacitance of modules and (2) to control the switched capacitances with respect to the floorplan of modules in a way to minimize the 'peak' heat diffusion between modules. For (1), our proposed thermal-aware binding algorithm, called TA-b, formulates the thermal-aware binding problem into a problem of repeated utilization of network flow method, and solve it effectively. For (2), TA-b is extended, called TA-bf, to take into account a floorplan information, if exists, of modules to be practically effective. From experiments using a set of benchmarks, it is shown that TA-bf is able to use 10.1?C and 11.8?C lower peak temperature on the average, compared to that of the conventional low-power and thermalaware methods, which target to minimizing total switched capacitance only ([18]) and to minimizing peak switched capacitance only ([16]), respectively. © Copyright 2006 ACM.

关键词： Microprocessor chips

来源：评论

学校读者我要写书评

暂无评论

SHAPES: A tiled scalable software hardware architecture platform for embedded systems

SHAPES: A tiled scalable software hardware architecture plat...

引用

codes+isss 2006: 4th international conference on hardware software codesign and system synthesis

作者： Paolucci, Pier S. Jerraya, Ahmed A. Leupers, Rainer Thiele, Lothar Vicini, Piero ATMEL Roma INFN INFN Dip. Fisica Univ. Roma Italy TIMA INPG 46 Av. Félix Viallet 38031 Grenoble Cedex France Inst. for Integrated Signal Proc. Syst. Aachen Univ. of Technology Germany Zürich Switzerland INFN C/o Dip. Fisica Univ. Roma la Sapienza P.le Aldo Moro 5 00185 Roma Italy

ISBN: (纸本)1595933700

Nanoscale systems on chip will integrate billion-gate designs. The challenge is to find a scalable HW/SW design style for future CMOS technologies. Tiled architectures suggest a possible path: "small" processing tiles connected by "short wires". A typical SHAPES tile contains a VLIW floating-point DSP, a RISC, a DNP (Distributed Network Processor), distributed on chip memory, the POT (a set of Peripherals On Tile) plus an interface for DXM (Distributed External Memory). The SHAPES routing fabric connects on-chip and off-chip tiles, weaving a distributed packet switching network. 3D next-neighbours engineering methodologies is adopted for off-chip networking and maximum system density. The SW challenge is to provide a simple and efficient programming environment for tiled architectures. SHAPES will investigate a layered system software, which does not destroy algorithmic and distribution info provided by the programmer and is fully aware of the HW paradigm. For efficiency and QoS, the system SW manages intra-tile and inter-tile latencies, bandwidths, computing resources, using static and dynamic profiling. The SW accesses the on-chip and off-chip networks through a homogeneous interface. © Copyright 2006 ACM.

关键词： Embedded systems

来源：评论

学校读者我要写书评

暂无评论

Architectural support for safe software execution on embedded processors

Architectural support for safe software execution on embedde...

引用

codes+isss 2006: 4th international conference on hardware software codesign and system synthesis

作者： Arora, Divya Raghunathan, Anand Ravi, Srivaths Jha, Niraj K. Dept. of Electrical Engineering Princeton University Princeton NJ 08544 NEC Laboratories America Princeton NJ 08540

ISBN: (纸本)1595933700

The lack of memory safety in many popular programming languages, including C and C++, has been a cause for great concern in the realm of software reliability, verification, and more recently, system security. A major portion of known security attacks against software systems can be attributed to this shortcoming, including the well-known stack overflow, heap overflow, and format string attacks. Despite their limitations, the flexibility, performance, and ease of use of these languages have made them the choice of most embedded software developers. Researchers have proposed various techniques to enhance programs for memory safety;however, they are all subject to severe performance penalties, making their use impractical in most scenarios. In this paper, we present architectural enhancements to enable efficient, memory-safe execution of software on embedded processors. The key insight behind our approach is to extend embedded processors with hardware that significantly accelerates the execution of the additional computations involved in memory-safe execution. Specifically, we design custom instructions to perform various kinds of memory-safety checks and augment the instruction set of a state-of-the-art extensible processor (Xtensa from Tensilica, Inc.) to implement them. We demonstrate the application of the proposed architectural enhancements using CCured, an existing tool for type-safe retrofitting of C programs. The tool uses a type-inferencing engine that is built around strong type-safety theory and is provably safe. Simulations of memory-safe versions of popular embedded benchmarks on a cycle-accurate simulator modeling a typical embedded system configuration indicate an average performance improvement of 2.3x, and a maximum of 4.6x when using the proposed architecture. These enhancements entail minimal (less than 10%) hardware overhead to the base processor. Our approach is completely automated, and applicable to any C program, making it a promising and practi

关键词： Embedded systems

来源：评论

学校读者我要写书评

暂无评论

Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation

Modeling operation and microarchitecture concurrency for com...

引用

2nd international conference on hardware/software codesign and systems synthesis

作者： Zhu, Xinping Qin, Wei Malik, Sharad Northeastern Univ Dept Elect & Comp Engn Boston MA 02115 USA Boston Univ Dept Elect & Comp Engn Boston MA 02215 USA Princeton Univ Dept Elect Engn Princeton NJ 08544 USA

ISBN: (纸本)1581139373

In multiprocessor-based system-on-chips (SOCs), optimizing the communication architecture is often as important-as, if not more than, optimizing the computation architecture. While there are mature platforms and techniques for the modeling and evaluation of computation architectures, the same is not true for the communication architectures. A major challenge in modeling the communication architecture is managing the concurrency at multiple levels: at the operation level, multiple communication operations may be active at any time;at the microarchitecture level, several microarchitectural components may be operating in parallel. Further, it is important to be able to clearly specify how the operation-level concurrency maps to the microarchitectural-level concurrency. This paper presents a modeling methodology and a retargetable simulation framework which fill this gap. This framework seeks to facilitate the design space exploration of the communication subsystem through a rigorous modeling approach based on a formal concurrency model, the operation state machine (OSM). Our OSM-based modeling methodology enables the entire system including both the computation and communication architectures to be modeled in a single OSM framework. This allows us to develop a tool set that can synthesize cycle-accurate system simulators for multiprocessing-element SOC prototypes. We show that, by simulation, critical system information such as timing and communication patterns can be obtained and evaluated. Consequently, system-level design choices regarding the communication architecture can be made with high confidence in early stages of design.

关键词： bus design exploration multiprocessor system on-chip communication architecture (OCA) packet-switching network retargetable simulation simulator synthesis

来源：评论

学校读者我要写书评

暂无评论

A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH

A unified hardware/software runtime environment for FPGA-bas...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Robert Brodersen Artem Tkachenko Hayden Kwok-Hay So Department of Electrical Engineering and Computer Science University of California Berkeley USA

This paper presents a hw/sw codesign methodology based on BORPH, an operating system designed for FPGA-based reconfigurable computers (RC's). By providing native kernel support for FPGA hardware, BORPH offers a homogeneous UNIX interface for both software and hardware processes. hardware processes inherit the same level of service from the kernel, such as file system support, as typical UNIX software processes. hardware and software components of a design therefore run as hardware and software processes within BORPH's run-time environment. The familiar and language independent UNIX kernel interface facilitates easy design reuse and rapid application development. Performance of our current implementation and our experience with developing a real-time wireless digital signal processing system based on BORPH will be presented.

关键词： hardware Runtime environment Operating systems Kernel Application software software design Field programmable gate arrays Computer interfaces software standards File systems

来源：评论

学校读者我要写书评

暂无评论

TLM/network design space exploration for networked embedded systems

TLM/network design space exploration for networked embedded ...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： D. Quaglia F. Fummi N. Bombieri Dipartimento di Informatica Universitá di Verona Verona Italy

This paper presents a methodology to combine Transaction Level Modeling and system/Network co-simulation for the design of networked embedded systems. As a result, a new design dimension is added to the traditional TLM refinement process to represent network configuration alternatives. Each network configuration can be used both to drive architecture refinement and exploration and to validate the system after each refinement step. A general criterion to map functionalities to system and Network models is presented. As a case study, the proposed methodology is applied to the design of a Voice-over-IP client.

关键词： Space exploration Embedded system Internet telephony Computational modeling Computer simulation Permission Computer networks Computer architecture Mobile handsets Wireless sensor networks

来源：评论

学校读者我要写书评

暂无评论

Streamroller:: automatic synthesis of prescribed throughput accelerator pipelines

Streamroller:: automatic synthesis of prescribed throughput ...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Scott Mahlke Kevin Fan Manjunath Kudlur Advanced Computer Architecture Laboratory University of Michigan Ann Arbor MI USA

In this paper, we present a methodology for designing a pipeline of accelerators for an application. The application is modeled using sequential C language with simple stylizations. The synthesis of the accelerator pipeline involves designing loop accelerators for individual kernels, instantiating buffers for arrays used in the application, and hooking up these building blocks to form a pipeline. A compiler-based system automatically synthesizes loop accelerators for individual kernels at varying performance levels. An integer linear program formulation which simultaneously optimizes the cost of loop accelerators and the cost of memory buffers is proposed to compose the loop accelerators to form an accelerator pipeline for the whole application. Cases studies for some applications, including FMRadio and Beamformer, are presented to illustrate our design methodology. Experiments show significant cost savings are achieved through hardware sharing, while achieving the prescribed throughput requirements.

关键词： Throughput Pipelines hardware Kernel Design methodology Cost function Linear accelerators High level synthesis Algorithm design and analysis Embedded computing

来源：评论

学校读者我要写书评

暂无评论

Automatic selection of application-specific instruction-set extensions

Automatic selection of application-specific instruction-set ...

引用

international conference on hardware/software codesign and system synthesis (codes)

作者： Carlo Galuzzi Elena Moscu Panainte Yana Yankova Koen Bertels Stamatis Vassiliadis Computer Engineering EEMCS Delft University of Technology Delft Netherlands

In this paper, we present a general and an efficient algorithm for automatic selection of new application-specific instructions under hardware resources constraints. The instruction selection is formulated as an ILP problem and efficient solvers can be used for finding the optimal solution. An important feature of our algorithm is that it is not restricted to basic-block level nor does it impose any limitation on the number of the newly added instructions or on the number of the inputs/outputs of these instructions. The presented results show that a significant overall application speedup is achieved even for large kernels (for ADPCM decoder the speedup ranges from times1.2 to times3.7) and that our algorithm compares well with other state-of-art algorithms for automatic instruction set extensions.

关键词： hardware MIMO Clustering algorithms Parallel processing Algorithm design and analysis Computer aided instruction Decoding Kernel Computational complexity Permission

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共60页 << < 38 39 40 41 42 43 44 45 46 47 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：