检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

859 篇 会议
25 篇 期刊文献
6 册 图书
1 篇 学位论文

馆藏范围

891 篇 电子文献
1 种 纸本馆藏

日期分布

学科分类号

613 篇 工学
- 397 篇 计算机科学与技术...
- 337 篇 电气工程
- 219 篇 信息与通信工程
- 134 篇 软件工程
- 87 篇 电子科学与技术（可...
- 72 篇 仪器科学与技术
- 41 篇 控制科学与工程
- 36 篇 机械工程
- 28 篇 光学工程
- 15 篇 生物医学工程（可授...
- 12 篇 测绘科学与技术
- 11 篇 动力工程及工程热...
- 7 篇 航空宇航科学与技...
- 7 篇 生物工程
- 6 篇 建筑学
- 6 篇 土木工程
- 5 篇 材料科学与工程（可...
- 5 篇 交通运输工程
230 篇 理学
- 146 篇 物理学
- 56 篇 系统科学
- 38 篇 数学
- 10 篇 统计学（可授理学、...
- 7 篇 化学
- 7 篇 生物学
93 篇 医学
- 88 篇 临床医学
- 8 篇 基础医学(可授医学...
- 5 篇 药学(可授医学、理...
30 篇 管理学
- 23 篇 管理科学与工程(可...
- 10 篇 图书情报与档案管...
5 篇 法学
- 4 篇 社会学
3 篇 艺术学
1 篇 教育学
1 篇 军事学

主题

82 篇 field programmab...
63 篇 image processing
59 篇 signal processin...
56 篇 algorithm design...
54 篇 computer archite...
50 篇 hardware
38 篇 estimation
37 篇 clocks
32 篇 ofdm
31 篇 modulation
30 篇 filtration
29 篇 image reconstruc...
28 篇 cameras
28 篇 digital signal p...
27 篇 optimization
23 篇 kernel
23 篇 fpga
22 篇 deep learning
21 篇 feature extracti...
20 篇 image coding

机构

6 篇 national mobile ...
6 篇 lab of efficient...
4 篇 yildiz tekn univ...
3 篇 effat univ elect...
3 篇 stmicroelectroni...
3 篇 agh univ sci & t...
3 篇 beihang univ sta...
3 篇 department of co...
3 篇 ecole polytechni...
3 篇 ietr insa rennes...
3 篇 singapore univ t...
3 篇 zhejiang univ co...
3 篇 tsinghua univ de...
3 篇 ecole polytechni...
3 篇 lodz univ techno...
2 篇 sutd zju idea pe...
2 篇 edinburgh napier...
2 篇 singapore univ t...
2 篇 univ sassari pol...
2 篇 sony lsi design ...

作者

8 篇 chuan zhang
7 篇 mattavelli marco
6 篇 xiaohu you
5 篇 hannig frank
5 篇 fey dietmar
5 篇 palumbo francesc...
5 篇 stabernack benno
4 篇 tomasz kryjak
4 篇 bilge hasan saki...
4 篇 pelcat maxime
4 篇 jean-françois ne...
4 篇 lacassagne lione...
4 篇 margala martin
4 篇 bilgin gokhan
4 篇 marco mattavelli
4 篇 dominique houzet
4 篇 wang yu
4 篇 gorgon marek
4 篇 paolo meloni
4 篇 raffo luigi

语言

829 篇 英文
42 篇 土耳其文
20 篇 中文

检索条件"任意字段=2017 Conference on Design and Architectures for Signal and Image Processing, DASIP 2017"

共 891 条记录，以下是121-130 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Automated generation of an efficient MPEG-4 Reconfigurable Video Coding decoder implementation

Automated generation of an efficient MPEG-4 Reconfigurable V...

引用

2010 conference on design and architectures for signal and image processing, dasip2010

作者： Gu, Ruirui Piat, Jonathan Raulet, Mickael Janneck, Jorn W. Bhattacharyya, Shuvra S. Department of Electrical and Computer Engineering University of Maryland College Park MD 20742 United States IETR Laboratory UMR CNRS 6164 Image and Remote Sensing Group 35043 Rennes Cedex France United Technologies Research Center Berkeley CA United States

ISBN: (纸本)9781424487356

This paper proposes an automatic design flow from user-friendly design to efficient implementation of video processing systems. This design flow starts with the use of coarse-grain dataflow representations based on the CAL language, which is a complete language for dataflow programming of embedded systems. Our approach integrates previously developed techniques for detecting synchronous dataflow (SDF) regions within larger CAL networks, and exploiting the static structure of such regions using analysis tools in The Dataflow interchange format Package (TDP). Using a new XML format that we have developed to exchange dataflow information between different dataflow tools, we explore systematic implementation of signal processing systems using CAL, SDF-like region detection, TDP-based static scheduling, and CAL-to-C (CAL2C) translation. Our approach, which is a novel integration of three complementary dataflow tools - the CAL parser, TDP, and CAL2C - is demonstrated on an MPEG Reconfigurable Video Coding (RVC) decoder. © 2010 IEEE.

关键词： Video signal processing

来源：评论

学校读者我要写书评

暂无评论

Memory access analysis and optimization of a parallel H.264/SVC decoder for an embedded multi-core platform

Memory access analysis and optimization of a parallel H.264/...

引用

2013 7th conference on design and architectures for signal and image processing, dasip 2013

作者： Brandenburg, Jens Stabernack, Benno Fraunhofer Institute for Telecommunications Image Processing Department Embedded Systems Group Einsteinufer 37 10587 Berlin Germany

ISBN: (纸本)9791092279016

HW/SW co-design and optimization requires an in-depth performance and bottleneck analysis of the developed system. Due to the increasing gap between the performance of the processing elements and the memory subsystem also memory access analysis plays an important role in this optimization task. This is especially the case for state of the art media signal processing applications, like video decoders, with their growing demand for high memory bandwidths and low latency data accesses. Optimizing memory partitioning, memory hierarchy, memory characteristics and allocation of data structures formulates a multidimensional HW/SW co-optimization problem with increasing complexity due to the trend towards embedded multi-core platforms. In order to aid the developer with these optimization tasks, performance and memory access analysis tools are needed. Nowadays there exist many different vendor specific debug and profiling tools for different processor architectures addressing different aspects of the overall co-optimization problem. Moving to heterogeneous platforms makes the combination and integration of the different profiling data a challenging task. Moreover it is important to combine the profiling results with information gathered from dedicated components, like interrupts, signals and/or synchronization events, representing the actual hardware platform. To overcome this issue we propose a flexible tracing and profiling methodology capable to trace all hardware aspects of the modeled simulation platform. Based on this methodology we developed a tool, which gives a comprehensive overview of the software tasks running on the various processing elements of the particular execution platform. Furthermore our tool provides detailed non-intrusive memory access and performance analyses based on SystemC virtual platform simulation models for heterogeneous embedded multi-core platforms. A demonstration of the tools capabilities is given by an exemplary analysis of a Scalable Vi

关键词： Video signal processing

来源：评论

学校读者我要写书评

暂无评论

designing dynamically reconfigurable SoCs: From UML MARTE models to automatic code generation

Designing dynamically reconfigurable SoCs: From UML MARTE mo...

引用

2010 conference on design and architectures for signal and image processing, dasip2010

作者： Quadri, Imran Rafiq Meftali, Samy Dekeyser, Jean-Luc INRIA LILLE NORD EUROPE LIFL University of Lille Lille France

ISBN: (纸本)9781424487356

Due to continuous hardware/software evolution related to Systems-on-Chip (SoC) and the addition of features such as Partial Dynamic Reconfiguration, the complexity of SoC design and development has escalated exponentially. This has resulted in increased time to market and development costs. Without the usage of effective design tools and methodologies, large complex SoCs are becoming increasingly difficult to manage, resulting in a productivity gap. The design space, representing all technical decisions that need to be elaborated by the SoC design team is therefore, becoming immense and difficult to explore. Similarly, manipulation of these systems at low implementation levels such as Register Transfer Level (RTL) can be hindered by human interventions and the subsequent errors. This paper presents a novel design methodology that decreases the design complexity by raising the design abstraction levels. It makes use of Model-Driven Engineering and the UML MARTE profile to move from high level UML models to automatic code generation, for implementing dynamically reconfigurable SoCs. © 2010 IEEE.

关键词： Integrated circuit design

来源：评论

学校读者我要写书评

暂无评论

Dual-core reconfigurable demosaicing engine for next generation of portable camera systems

Dual-core reconfigurable demosaicing engine for next generat...

引用

2010 conference on design and architectures for signal and image processing, dasip2010

作者： Zhao, Xin Yi, Ying Erdogan, Ahmet T. Arslan, Tughrul School of Engineering King's Buildings University of Edinburgh Mayfield Road Edinburgh EH9 3JL United Kingdom

ISBN: (纸本)9781424487356

This paper presents a high performance dual-core reconfigurable processor implementation methodology for a demosaicing system that targets next generation camera systems. The implementation methodology is based on dual-core architecture with coarse-grained dynamically reconfigurable processors. The demosaicing system adopts Freeman's algorithm that has been partitioned and mapped onto two customized and tailored heterogeneous processor cores. The demosaicing engine's implementation has been optimized by compilation techniques and special approaches for the targeting processor. Simulation results demonstrate that the resulting demosaicing system provides high throughput reaches up to 241.6Mpixels/s, which represents a 1.82x speedup compared to a single-core implementation. © 2010 IEEE.

关键词： Reconfigurable architectures

来源：评论

学校读者我要写书评

暂无评论

A methodology for precise comparisons of processor core architectures for homogeneous many-core DSP platforms

A methodology for precise comparisons of processor core arch...

引用

2010 conference on design and architectures for signal and image processing, dasip2010

作者： Rousseau, B. Manet, Ph. Loiselle, I. Legat, J.-D. Vandierendonck, H. Place du Levant 3 B-1348 Louvain-la-Neuve Belgium Ghent University Dept. ELIS HiPEAC St.-Pietersnieuwstraat 41 B-9000 Gent Belgium

ISBN: (纸本)9781424487356

The power efficiency of an HMCP heavily depends on the architecture of its processor cores. It is thus very important to choose it carefully. When comparing processing architectures for their use in a many-core platform, one must evaluate its IPC, but also its power and area. Precise power and area evaluations can only be done with real implementations. However, comparing processor implementations is a difficult task since the implementation specifities introduce interferences on the performances. This paper proposes a methodology that allows to realize precise comparisons of performance for different processor architectures. Using this methodology, it is possible to choose the best architecture for an HMCP targeting DSP applications. The methodology is based on the use of a common architural template to build the cores, and on the application of specific optimizations when relevant. In order to validate the methodology, three RISC cores are implemented: a single-issue core, and two VLIW processors with respectively 3 and 5 issues. The implemented cores are precisely compared on a set of DSP kernels. © 2010 IEEE.

关键词： Very long instruction word architecture

来源：评论

学校读者我要写书评

暂无评论

An in-band reconfigurable network node based on a heterogeneous platform

An in-band reconfigurable network node based on a heterogene...

引用

2010 conference on design and architectures for signal and image processing, dasip2010

作者： Markert, E. Billich, E. Tischendorf, C. Proß, U. Leibelt, T. Heinkel, U. Knäblein, J. Schneider, A. Chemnitz University of Technology Department of Circuit and Systems Design Germany Alcatel-Lucent Nuremberg Germany BlueWonder Communications GmbH Dresden Germany CoreMountains GmbH Chemnitz Germany

ISBN: (纸本)9781424487356

This paper describes the implementation of a heterogeneous network node as a reconfigurable application based on embedded ASIC technology. The key points of the paper are the distribution of the reconfiguration data in-band over the network and the in-service-reconfiguration of the network node itself. The node consists of a static ASIC part and three reconfigurable various-grained FPGA-like areas included in one chip. The overall goal is to implement a system that can monitor an Ethernet data stream, extracts configuration data marked by the EtherType field in the Ethernet header and updates its functionality during operation time. © 2010 IEEE.

关键词： Reconfigurable architectures

来源：评论

学校读者我要写书评

暂无评论

FPGA-based detection of QRS complexes in ECG signal

FPGA-based detection of QRS complexes in ECG signal

引用

conference on design and architectures for signal and image processing, dasip 2015

作者： Hassen, Amina El Histace, Aymeric Terosiet, Mehdi Romain, Olivier ETIS Lab ENSEA University of Cergy-Pontoise 6 avenue du Ponceau Cergy95014 France

ISBN: (纸本)9791092279108

This paper presents an FPGA-based algorithm for automatic detection of QRS complexes in ECG signals. The proposed algorithm is divided into 3 blocks: Filtering, Contrast Enhancement, and finally a Detection block based on time and amplitude thresholding of the enhanced data. The entire detection scheme was developed in accordance with embedding constraints. For validation, the method was tested on the MIT/BIH arrhythmia database containing 48 records of 30-minutes ECG. The FPGA-based algorithm correctly detects 95,35 percent of the QRS complexes, with a very limited ratio of false detection (only 8%). These results are in accordance with the most recent state-of-The-Art off-line algorithms on the same database, and improves significantly FPGA-based ones that were tested on a limited number of ECG extracted from the MIT/BIH set of data. © 2015 IEEE.

关键词： Electrocardiograms

来源：评论

学校读者我要写书评

暂无评论

Robot Navigation based on an Efficient Combination of an Extended A* algorithm, Bird's Eye View and image Stitching

Robot Navigation based on an Efficient Combination of an Ext...

引用

conference on design and architectures for signal & image processing

作者： Rettkowski, Jens Gburek, David Goehringer, Diana Ruhr Univ Bochum Applicat Specif Multicore Architectures MCA Grp Bochum Germany

ISBN: (纸本)9791092279115

Robotics combines a lot of different domains with sophisticated challenges such as computer vision, motion control and search algorithms. Search algorithms can be applied to calculate movements. The A* algorithm is a well-known and proved search algorithm to find a path within a graph. This paper presents an extended A* algorithm that is optimized for robot navigation using a bird's eye view as a map that is dynamically generated by image stitching. The scenario is a robot that moves to a target in an environment containing obstacles. The robot is controlled by a Xilinx Zynq platform that contains an ARM processor and an FPGA. In order to exploit the flexibility of such an architecture, the FPGA is used to execute the most compute-intensive task of the extended A* algorithm. This task is responsible for sorting the accessible nodes in the graph. Several environments with different complexity levels are used to evaluate the extended A* algorithm. The environment is captured by a Kinect sensor located directly on the robot. In order to dewarp the robot's view, the frames are transformed to a bird's eye view. In addition, a wider viewing range is achieved by image stitching. The evaluation of the extended A* algorithm shows a significant improvement in terms of memory utilization. Accordingly, this algorithm is especially practicable for embedded systems since they have often only limited memory resources. Moreover, the overall execution time for several use cases is reduced up to a speed-up of 2.88x.

关键词： A* algorithm autonomous robot path planning bird's eye view stitching

来源：评论

学校读者我要写书评

暂无评论

Real-Time Correlation for Locating Systems Utilizing Heterogeneous Computing architectures

Real-Time Correlation for Locating Systems Utilizing Heterog...

引用

conference on design and architectures for signal & image processing

作者： Reichenbach, Marc Kasparek, Max Alawieh, Mohammad Haeublein, Konrad Fey, Dietmar Friedrich Alexander Univ Erlangen Nurnberg FAU Chair Comp Architecture Dept Comp Sci Erlangen Germany Fraunhofer Inst Integrierte Schaltungen IIS Erlangen Germany

ISBN: (纸本)9791092279115

The usage of locating systems in sports (e.g. soccer) elevates match and training analysis to a new level. By tracking players and balls during matches or training, the performance of players can be analyzed, the training can be adapted and new strategies can be developed. The radio-based RedFIR system equips players and the ball with miniaturized transmitters, while antennas distributed around the playing field receive the transmitted radio signals. A cluster computer processes these signals to determine the exact positions based on the signals' Time Of Arrival (TOA) at the back end. While such a system works well, it is neither scalable nor inexpensive due to the required computing cluster. Also the relatively high power consumption of the GPU-based cluster is suboptimal. Moreover, high speed interconnects between the antennas and the cluster computers introduce additional costs and increase the installation effort. However, a significant portion of the computing performance is not required for the synthesis of the received data, but for the calculation of the unique TOA values of every receiver line. Therefore, in this paper we propose a smart sensor approach: By integrating some intelligence into the antenna (smart antenna), each antenna can correlate the received signal independently of the remaining system and only TOA values are send to the backend. While the idea is quite simple, the question of a well suited computer architecture to fulfill this task inside the smart antenna is more complex. Therefore, we are evaluating embedded architectures, such as FPGAs, ARM cores as well as a many core CPU (Epiphany) for this approach. Thereby, we are able to achieve 50.000 correlations per second in each smart antenna. As a result, the backend becomes lightweight, cheaper interconnects through data reduction are required and the system becomes more scalable, since most processing power is already included in the antenna.

关键词： signal processing software defined radio smart sensors SoC Many-Core-architectures

来源：评论

学校读者我要写书评

暂无评论

Camera-based system for tracking and position estimation of humans

Camera-based system for tracking and position estimation of ...

引用

2010 conference on design and architectures for signal and image processing, dasip2010

作者： Hartmann, Robert Al MacHot, Fadi Mahr, Philipp Bobda, Christophe University of Potsdam Department of Computer Science August-Bebel-Str. 89 D-14482 Potsdam Germany

ISBN: (纸本)9781424487356

The human population is getting older and older, as stated by current studies. Because elderly people are at a higher risk of in house accidents there is an increasing need for ambient assisted living systems. These systems should detect accidents or dangerous situations in order to improve the quality of life for these people. The goal of this work is to build a robust and intelligent system which estimates the position of humans using only one camera. The position is used to detect falls and to allow an immediate call for help. The solution is based on a foreground-background-segmentation using Gaussian Mixture Models to first detect people and than analyze their main and ideal orientation using moments. This allows to decide whether a person is staying or lying on the floor. The system has a low latency and a detection rate of 88% in our case study. © 2010 IEEE.

关键词： image segmentation

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共90页 << < 9 10 11 12 13 14 15 16 17 18 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：