检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

859 篇 会议
25 篇 期刊文献
6 册 图书
1 篇 学位论文

馆藏范围

891 篇 电子文献
1 种 纸本馆藏

日期分布

学科分类号

613 篇 工学
- 397 篇 计算机科学与技术...
- 337 篇 电气工程
- 219 篇 信息与通信工程
- 134 篇 软件工程
- 87 篇 电子科学与技术（可...
- 72 篇 仪器科学与技术
- 41 篇 控制科学与工程
- 36 篇 机械工程
- 28 篇 光学工程
- 15 篇 生物医学工程（可授...
- 12 篇 测绘科学与技术
- 11 篇 动力工程及工程热...
- 7 篇 航空宇航科学与技...
- 7 篇 生物工程
- 6 篇 建筑学
- 6 篇 土木工程
- 5 篇 材料科学与工程（可...
- 5 篇 交通运输工程
230 篇 理学
- 146 篇 物理学
- 56 篇 系统科学
- 38 篇 数学
- 10 篇 统计学（可授理学、...
- 7 篇 化学
- 7 篇 生物学
93 篇 医学
- 88 篇 临床医学
- 8 篇 基础医学(可授医学...
- 5 篇 药学(可授医学、理...
30 篇 管理学
- 23 篇 管理科学与工程(可...
- 10 篇 图书情报与档案管...
5 篇 法学
- 4 篇 社会学
3 篇 艺术学
1 篇 教育学
1 篇 军事学

主题

82 篇 field programmab...
63 篇 image processing
59 篇 signal processin...
56 篇 algorithm design...
54 篇 computer archite...
50 篇 hardware
38 篇 estimation
37 篇 clocks
32 篇 ofdm
31 篇 modulation
30 篇 filtration
29 篇 image reconstruc...
28 篇 cameras
28 篇 digital signal p...
27 篇 optimization
23 篇 kernel
23 篇 fpga
22 篇 deep learning
21 篇 feature extracti...
20 篇 image coding

机构

6 篇 national mobile ...
6 篇 lab of efficient...
4 篇 yildiz tekn univ...
3 篇 effat univ elect...
3 篇 stmicroelectroni...
3 篇 agh univ sci & t...
3 篇 beihang univ sta...
3 篇 department of co...
3 篇 ecole polytechni...
3 篇 ietr insa rennes...
3 篇 singapore univ t...
3 篇 zhejiang univ co...
3 篇 tsinghua univ de...
3 篇 ecole polytechni...
3 篇 lodz univ techno...
2 篇 sutd zju idea pe...
2 篇 edinburgh napier...
2 篇 singapore univ t...
2 篇 univ sassari pol...
2 篇 sony lsi design ...

作者

8 篇 chuan zhang
7 篇 mattavelli marco
6 篇 xiaohu you
5 篇 hannig frank
5 篇 fey dietmar
5 篇 palumbo francesc...
5 篇 stabernack benno
4 篇 tomasz kryjak
4 篇 bilge hasan saki...
4 篇 pelcat maxime
4 篇 jean-françois ne...
4 篇 lacassagne lione...
4 篇 margala martin
4 篇 bilgin gokhan
4 篇 marco mattavelli
4 篇 dominique houzet
4 篇 wang yu
4 篇 gorgon marek
4 篇 paolo meloni
4 篇 raffo luigi

语言

829 篇 英文
42 篇 土耳其文
20 篇 中文

检索条件"任意字段=2017 Conference on Design and Architectures for Signal and Image Processing, DASIP 2017"

共 891 条记录，以下是311-320 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Flexible VLIW processor based on FPGA for real-time image processing

Flexible VLIW processor based on FPGA for real-time image pr...

引用

conference on design and architectures for signal and image processing

作者： Vincent Brost Charles Meunier Debyo Saptono Fan Yang LE2I-CNRS 5158 Laboratory University of Burgundy Dijon France

Modern FPGA chips, with their larger memory capacity and reconfigurability potential, are opening new frontiers in rapid prototyping of embedded systems. With the advent of high density FPGAs it is now possible to implement a high performance Very Long Instruction Word (VLIW) processor core in an FPGA. With VLIW architecture, the processor effectiveness depends on the ability of compilers to provide sufficient Instruction Level Parallelism (ILP) from program code. This paper describes research result about enabling the VLIW processor model for real-time processing applications by exploiting FPGA technology. Our goals are to keep the flexibility of processors in order to shorten the development cycle, and to use the powerful FPGA resources in order to increase real-time performance. We present a flexible VLIW VHDL processor model with a variable instruction set and a customizable architecture which allow exploiting intrinsic parallelism of a target application using advanced compiler technology and implementing it in an optimal manner on FPGA. Some common algorithms of image processing were tested and validated on an FPGA Virtex-6 based board using the proposed development cycle. Our approach applies some criteria for co-design tools: flexibility, modularity, performance, and reusability.

关键词： Field programmable gate arrays Hardware VLIW Registers image processing signal processing algorithms Computer architecture

来源：评论

学校读者我要写书评

暂无评论

Low Cost Target design and Detection for Camera Calibration in image Based Close Range Inspection Applications

Low Cost Target Design and Detection for Camera Calibration ...

引用

International conference on Vision, image and signal processing ICVISP

作者： Heinemann, David Baumgarten, Daniel Knabner, Steffen Tech Univ Ilmenau Inst Biomed Engn & Informat Multimodal Data Anal Grp Ilmenau Germany Ingenieurburo Steffen Knabner Magdala Germany

ISBN: (纸本)9781538606124

Camera calibration is a widely covered and well-known topic, which has been discussed and well described in many publications. However, the detection of the corresponding calibration markers can be problematic if the imaging setup considers a very short working distance, a huge magnification and special lighting setups, which is the case in almost every industrial inspection system, especially in surface inspection. Low-cost calibration targets can have poor quality in terms of surface homogeneity, resulting in reflection and illumination artifacts. In this paper, we present a distance transform based approach for detecting calibration markers of those targets. As an example application, the typical setup of a surface inspection system for printed circuit boards is used. This approach ensures a built-in calibration process without the need of changing the imaging setup.

关键词： camera calibration close range application inspection system calibration target distance transform marker detection

来源：评论

学校读者我要写书评

暂无评论

Immersive 360 Holoscopic 3D System design 4

Immersive 360 Holoscopic 3D System Design

引用

4th International conference on signal processing and Integrated Networks (SPIN)

作者： Hosseini, Sahar Swash, Mohammad Rafiq Sadka, Abdul Brunel Univ London Dept Elect & Comp Engn Coll Engn Design & Phys Sci London England

ISBN: (纸本)9781509027972

3D imaging has been a hot research topic recently due to a high demand front various applications of security, health, autonomous vehicle and robotics. Yet Stereoscopic 3D imaging is limited due to its principles which mimics the human eye technique thus the camera separation baseline defines amount of 3D depth can be captured. Holoscopic 3D (H3D) Imaging is based on the "Fly's eye" technique that uses coherent replication of light to record a spatial image of a real scene using a microlens array (MLA) which gives the complete 3D parallax. H3D Imaging has been considered a promising 3D imaging technique which pursues the simple form of 3D acquisition using a single aperture camera therefore it is the most suited for scalable digitization, security and autonomous applications. This paper proposes 360-degree holoscopic 3D imaging system design for immersive 3D acquisition and stitching.

关键词： Holoscopic 3D image panoramic 3D image 360 Camera integral image holoscopic 3D camera

来源：评论

学校读者我要写书评

暂无评论

Interfacing and scheduling legacy code within the Canals framework

Interfacing and scheduling legacy code within the Canals fra...

引用

conference on design and architectures for signal and image processing

作者： Andreas Dahlin Fareed Jokhio Johan Lilius Jérôme Gorin Michaël Raulet IETR/Image Group Laboratory INSA Rennes Rennes France Turku Centre for Computer Science Department of Information Technologies Åbo Akademi University Turku Finland

The need for understanding how to distribute computations across multiple cores, have obviously increased in the multi-core era. Scheduling the functional blocks of an application for concurrent execution requires not only a good understanding of data dependencies, but also a structured way to describe the intended scheduling. In this paper we describe how the Canals language and its scheduling framework can be used for the purpose of scheduling and executing legacy code. Additionally a set of translation guidelines for translating RVC-CAL applications into Canals are presented. The proposed approaches are applied to an existing MPEG-4 Simple Profile decoder for evaluation purposes. The inverse discrete cosine transform (IDCT) is accelerated by the means of OpenCL.

关键词： Irrigation Kernel Processor scheduling Schedules Network topology Computational modeling

来源：评论

学校读者我要写书评

暂无评论

Using Time-of-Flight Sensors for People Counting Applications

Using Time-of-Flight Sensors for People Counting Application...

引用

conference on design and architectures for signal and image processing

作者： Michal Stec Viktor Herrmann Benno Stabernack Embedded Systems Group Fraunhofer Heinrich Hertz Institute HHI Berlin Germany Embedded Systems Architectures for Signal Processing University of Potsdam Potsdam Germany

The following topics are dealt with: convolutional neural nets; field programmable gate arrays; feature extraction; system-on-chip; multiprocessing systems; embedded systems; computational complexity; power aware comp... 详细信息

ISBN: (数字)9781728140742

ISBN: (纸本)9781728140759

关键词： Sensors Cameras Three-dimensional displays Target tracking image sensors Lighting Stereo vision

来源：评论

学校读者我要写书评

暂无评论

A Fast Partitioning Algorithm on the 3D Network on Chip Architecture for the signal processing Application 9

A Fast Partitioning Algorithm on the 3D Network on Chip Arch...

引用

2017 9th IEEE International conference on Communication Software and Networks (ICCSN 2017)

作者： Junyan Tan Yan Han Nianfang Zhu College of Io T Hohai University

ISBN: (纸本)9781509038237;9781509038220

With the growing complexity in consumer embedded systems, the emerging So C architectures integrate numerous components for the different signal processing tasks. So C community is exploring 3 D technology for the next generation of large So C with 3 D No C. 3 D design technology resolves the vertical inter-layer connection issue by TSVs. However, TSVs occupy significant silicon estate which limits the inter-layer links of the 3 D No C. Therefore, the task mapping on 3 D No C must be judicious in large So C design. In this paper, we propose a partition algorithm for the task mapping with TSV minimization in So C architecture. This algorithm contains divergence stage and convergence stage. Our algorithm supplies multi-way min-cut partitioning to gradually divide a given design layer by layer in the divergence stage in order to get an initial solution, then this solution is refined in convergence stage. The experiments show that our proposed algorithm performs a better capacity in the partitioning of the signal processing application.

关键词： 3D No C partitioning TSV layer-aware divergence convergence

来源：评论

学校读者我要写书评

暂无评论

Real-time classification based on color and texture attributes on an FPGA-based architecture

Real-time classification based on color and texture attribut...

引用

conference on design and architectures for signal and image processing

作者： Mario-Alberto Ibarra-Manzano Michel Devy Jean-Louis Boizard CNRS LAAS Toulouse France INSA INPT ISAE LAASUPS Université de Toulouse Toulouse France

The design and the implementation of algorithms on FPGA-based architectures, is a complex task, above all for image processing. Many vision applications (video monitoring, obstacle detection from a vehicle) require real time performance. This paper analyzes only a classical function involved in these applications: pixel characterization by an attribute vector, and pixel classification as belonging or not to an interest class. Typical attributes are color and texture. Color is described by the chrominance given by the a and b coordinates in the CIE-Lab color space. Texture is only computed from the L * coordinate, describing the local intensity variations in a neighborhood of every pixel. AdaBoost has been selected in order to learn how to classify every pixel from its attribute vector. From a learning data base, it is learnt off line how to select and combine a given number of weak classifiers; then, the classifier parameters are loaded on an FPGA-based kit. This paper proposes different architectures and presents some results obtained from images acquired from a robot, in order to classify a pixel as Ground or Obstacle.

关键词： image color analysis Pixel Computer architecture Classification algorithms Hardware Training Cameras

来源：评论

学校读者我要写书评

暂无评论

Could We Create A Training Set For image Captioning Using Automatic Translation? 25

Could We Create A Training Set For Image Captioning Using Au...

引用

25th signal processing and Communications Applications conference (SIU)

作者： Samet, Nermin Hicsonmez, Samet Duygulu, Pinar Akbas, Emre Orta Dogu Tekn Univ Bilgisayar Muhendisligi Ankara Turkey Hacettepe Univ Bilgisayar Muhendisligi Ankara Turkey

ISBN: (纸本)9781509064946

Automatic image captioning has received increasing attention in recent years. Although there are many English datasets developed for this problem, there is only one Turkish dataset and it is very small compared to its English counterparts. Creating a new dataset for image captioning is a very costly and time consuming task. This work is a first step towards transferring the available, large English datasets into Turkish. We translated English captioning datasets into Turkish by using an automated translation tool and we trained an image captioning model on the automatically obtained Turkish captions. Our experiments show that this model yields the best performance so far on Turkish captioning.

关键词： image captioning computer vision machine translation

来源：评论

学校读者我要写书评

暂无评论

design and hardware implementation of a low-complexity multiuser vector precoder

Design and hardware implementation of a low-complexity multi...

引用

conference on design and architectures for signal and image processing

作者： Maitane Barrenechea Luis Barbero Mikel Mendicute John Thompson Department of Electronics and Computer Science University of Mondragrón Mondragon Spain Institute of Electronics Communications and Information Technology Queen''s University Belfast Belfast UK Institute of Digital Communications University of Edinburgh Edinburgh UK

In the multiuser MIMO broadcast channel, the use of precoding techniques is required in order to detect the signal at the users' terminals without any cooperation between them. This contribution presents the design and hardware implementation of a high-capacity precoder based on vector perturbation. The most challenging part of the vector precoding (VP) scheme, that is, the search for the perturbing signal in an infinite lattice, has been completed by the reduced-complexity albeit high-performance Fixed Sphere Encoder (FSE) algorithm. The most remarkable feature of the FSE is its fixed complexity, which makes it highly suitable for hardware implementation on field-programmable gate arrays (FPGA), where the parallelization and pipelining of resources can be applied to enhance the system throughput. An optimized reduced-complexity implementation is proposed, which achieves high performance with a reduced hardware resource usage.

关键词： Hardware Lattices Field programmable gate arrays Algorithm design and analysis Complexity theory MIMO Mathematical model

来源：评论

学校读者我要写书评

暂无评论

DEEP NEURAL NETWORKS ON GRAPH signalS FOR BRAIN IMAGING ANALYSIS 24

DEEP NEURAL NETWORKS ON GRAPH SIGNALS FOR BRAIN IMAGING ANAL...

引用

24th IEEE International conference on image processing (ICIP)

作者： Guo, Yiluan Nejati, Hossein Cheung, Ngai-Man SUTD Singapore 487372 Singapore

ISBN: (纸本)9781509021758

Brain imaging data such as EEG or MEG are high-dimensional spatiotemporal data often degraded by complex, non-Gaussian noise. For reliable analysis of brain imaging data, it is important to extract discriminative, low-dimensional intrinsic representation of the recorded data. This work proposes a new method to learn the low-dimensional representations from the noise-degraded measurements. In particular, our work proposes a new deep neural network design that integrates graph information such as brain connectivity with fully-connected layers. Our work leverages efficient graph filter design using Chebyshev polynomial and recent work on convolutional nets on graph-structured data. Our approach exploits graph structure as the prior side information, localized graph filter for feature extraction and neural networks for high capacity learning. Experiments on real MEG datasets show that our approach can extract more discriminative representations, leading to improved accuracy in a supervised classification task.

关键词： Brain imaging autoencoder convolutional nets graph signal processing dimensionality reduction

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共90页 << < 28 29 30 31 32 33 34 35 36 37 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：