咨询与建议

限定检索结果

文献类型

  • 822 篇 会议
  • 31 篇 期刊文献

馆藏范围

  • 853 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 409 篇 工学
    • 393 篇 计算机科学与技术...
    • 319 篇 软件工程
    • 82 篇 电子科学与技术(可...
    • 60 篇 电气工程
    • 43 篇 信息与通信工程
    • 39 篇 控制科学与工程
    • 9 篇 动力工程及工程热...
    • 7 篇 机械工程
    • 7 篇 光学工程
    • 5 篇 材料科学与工程(可...
    • 5 篇 建筑学
    • 4 篇 土木工程
    • 4 篇 安全科学与工程
    • 3 篇 仪器科学与技术
    • 3 篇 化学工程与技术
    • 3 篇 航空宇航科学与技...
    • 2 篇 力学(可授工学、理...
    • 2 篇 环境科学与工程(可...
    • 2 篇 生物医学工程(可授...
  • 99 篇 理学
    • 58 篇 数学
    • 37 篇 系统科学
    • 17 篇 物理学
    • 8 篇 统计学(可授理学、...
    • 2 篇 化学
  • 55 篇 管理学
    • 45 篇 管理科学与工程(可...
    • 15 篇 工商管理
    • 13 篇 图书情报与档案管...
  • 5 篇 法学
    • 4 篇 社会学
    • 1 篇 法学
  • 3 篇 经济学
    • 3 篇 应用经济学
  • 1 篇 医学
  • 1 篇 艺术学

主题

  • 167 篇 hardware
  • 94 篇 computer archite...
  • 76 篇 embedded system
  • 58 篇 application soft...
  • 56 篇 permission
  • 50 篇 embedded systems
  • 47 篇 system-on-a-chip
  • 45 篇 software
  • 44 篇 algorithm design...
  • 42 篇 computational mo...
  • 41 篇 energy consumpti...
  • 41 篇 field programmab...
  • 35 篇 costs
  • 34 篇 system-on-chip
  • 32 篇 space exploratio...
  • 30 篇 high level synth...
  • 29 篇 system-level des...
  • 27 篇 timing
  • 26 篇 delay
  • 25 篇 embedded softwar...

机构

  • 8 篇 center for embed...
  • 6 篇 school of comput...
  • 6 篇 arizona state un...
  • 6 篇 center for embed...
  • 6 篇 department of co...
  • 5 篇 school of inform...
  • 5 篇 philips research...
  • 5 篇 univ calif river...
  • 5 篇 institute for in...
  • 5 篇 department of el...
  • 4 篇 department of co...
  • 4 篇 university of er...
  • 4 篇 tu braunschweig
  • 4 篇 university of do...
  • 4 篇 tensilica
  • 4 篇 univ elect sci &...
  • 4 篇 nec laboratories...
  • 4 篇 philips research...
  • 3 篇 integrated signa...
  • 3 篇 east china norma...

作者

  • 10 篇 ogras umit y.
  • 9 篇 sri parameswaran
  • 9 篇 nikil dutt
  • 7 篇 rolf ernst
  • 7 篇 parameswaran sri
  • 7 篇 leupers rainer
  • 6 篇 jiang wei
  • 6 篇 dutt nikil
  • 6 篇 robert p. dick
  • 6 篇 mitra tulika
  • 6 篇 rainer leupers
  • 6 篇 andreas gerstlau...
  • 5 篇 pasricha sudeep
  • 5 篇 gerd ascheid
  • 5 篇 greg stitt
  • 5 篇 jinyu zhan
  • 5 篇 umit y. ogras
  • 5 篇 tei-wei kuo
  • 5 篇 wei jiang
  • 5 篇 yuan-hao chang

语言

  • 850 篇 英文
  • 3 篇 其他
  • 1 篇 中文
检索条件"任意字段=2024 International Conference on Hardware/Software Codesign and System Synthesis"
853 条 记 录,以下是181-190 订阅
排序:
DevScope: A Nonintrusive and Online Power Analysis Tool for Smartphone hardware Components  12
DevScope: A Nonintrusive and Online Power Analysis Tool for ...
收藏 引用
10th ACM international conference on hardware/software-codesign and system synthesis
作者: Jung, Wonwoo Kang, Chulkoo Yoon, Chanmin Kim, Dongwon Cha, Hojung Yonsei Univ Dept Comp Sci Seoul 120749 South Korea
Smartphone power modeling is an important technique for users, application developers, and hardware manufacturers to build energy-aware systems. Compared to traditional offline techniques that use external power measu... 详细信息
来源: 评论
WiderFrame: An Automatic Customization Framework for Building CNN Accelerators on FPGAs: Work-in-Progress
WiderFrame: An Automatic Customization Framework for Buildin...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES+ISSS)
作者: Gong, Lei Wang, Chao Li, Xi Zhou, Xuehai Univ Sci & Technol China Sch Comp Sci & Technol Hefei Peoples R China
hardware acceleration based on FPGA has been an important means to improve the computational efficiency of CNNs. However, due to the increasing complexity of the modern CNNs and the diversity of neural computing engin... 详细信息
来源: 评论
A novel deadlock avoidance algorithm and its hardware implementation
A novel deadlock avoidance algorithm and its hardware implem...
收藏 引用
Second IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis, CODES+ISSS 2004
作者: Lee, Jaehwan Mooney III, Vincent John Georgia Institute of Technology Atlanta GA United States
This paper proposes a novel Deadlock Avoidance Algorithm (DAA) and its hardware implementation, the Deadlock Avoidance Unit (DAU), as an Intellectual Property (IP) core that provides a mechanism for very fast and auto... 详细信息
来源: 评论
An Efficient Technique for Computing Importance Measures in Automatic Design of Dependable Embedded systems  14
An Efficient Technique for Computing Importance Measures in ...
收藏 引用
international conference on hardware / software codesign and system synthesis (CODES+ISSS)
作者: Aliee, Hananeh Glass, Michael Khosravi, Faramarz Teich, Juergen Friedrich Alexander Univ Erlangen Nurnberg FAU Erlangen Germany
Importance measure analysis judges the relative importance of components in a system and reveals how each component contributes to the system reliability. In the design of large and complex systems, importance measure... 详细信息
来源: 评论
system factorization in codesign: A case study of the use of formal techniques to achieve hardware-software decomposition
System factorization in codesign: A case study of the use of...
收藏 引用
Proceedings of the 1993 IEEE international conference on Computer Design: VLSI in Computers & Processors
作者: Bose, Bhaskar Tuna, M. Esen Johnson, Steven D. Indiana Univ Bloomington United States
A major element of codesign is the task of decomposing a design in order to target some of its components to hardware and some to software while maintaining the integrity of the execution model. We illustrate how a pr... 详细信息
来源: 评论
Specification and OS-based implementation of self-adaptive, hardware/software embedded systems  08
Specification and OS-based implementation of self-adaptive, ...
收藏 引用
Embedded systems Week 2008 - 6th IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis, CODES+ISSS 2008
作者: Eustache, Yvan Diguet, Jean-Philippe Université Européenne de Bretagne UBS LabSTICC Lorient France
This paper presents our solution for specifying and imple-menting self-adaptivness within an OS-based and reconfig-urable embedded system according to objectives such as qual-ity of service (QoS), performance or power... 详细信息
来源: 评论
Work-in-Progress: A concept of a hardware design environment with the functional language Elixir
Work-in-Progress: A concept of a hardware design environment...
收藏 引用
Embedded systems Week / Int Conf on Compilers, Architecture, and synthesis for Embedded systems (CASES) / international conference on hardware/software codesign and system synthesis (CODES+ISSS) / Int Conf on Embedded software (EMSOFT)
作者: Takase, Hideki Matsui, Kentaro Ueno, Yoshihiro Mori, Masakazu Hisae, Yuki Yamazaki, Susumu Kyoto Univ Sakyo Ku Kyoto Japan Delight Syst Co Ltd Chuo Ku Fukuoka Japan Karabiner Technol Inc Chuo Ku Fukuoka Japan Univ Kitakyushu Wakamatsu Ku Kitakushu Japan JST PRESTO Tokyo Japan
The functional language Elixir is designed to be effective for the application. One of the most considerable feature of Elixir is that it is easy to realize the parallel processing with the standard library, such as F... 详细信息
来源: 评论
Statistical approach in a system level methodology to deal with process variation  10
Statistical approach in a system level methodology to deal w...
收藏 引用
Proceedings of the eighth IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis
作者: Sanz Pineda, Concepción Prieto, Manuel Gómez, José Ignacio Tenllado, Christian Catthoor, Francky Dpto. de Arquitectura de Computadores Y Automática Universidad Complutense de Madrid Madrid 28040 Spain Inter-University Microelectronics Center IMEC Leuven 3001 Belgium
The impact of process variation in state of the art technology makes traditional (worst case) designs unnecessarily pessimistic, which translates to suboptimal designs in terms of both energy consumption and performan... 详细信息
来源: 评论
Complex task activation schemes in system level performance analysis
Complex task activation schemes in system level performance ...
收藏 引用
CODES+ISSS 2007: 5th international conference on hardware/software codesign and system synthesis
作者: Haid, Wolfgang Thiele, Lothar Zurich Switzerland
The design and analysis of today's complex real-time systems requires advanced methods. Due to ever growing functionality, hardware complexity and component interaction, applying traditional methods like HW/SW cos... 详细信息
来源: 评论
Scalable and Realistic Benchmark synthesis for Efficient NoC Performance Evaluation: A Complex Network Analysis Approach  16
Scalable and Realistic Benchmark Synthesis for Efficient NoC...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES+ISSS)
作者: Xue, Yuankun Bogdan, Paul Univ Southern Calif 3740 McClintock Ave Los Angeles CA 90007 USA
The complexity of the design-space exploration of large-scale NoCs is exacerbated not only by the ever-increasing number of cores, but also by the increased runtime uncertainties in both the scale and task structure o... 详细信息
来源: 评论