检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

822 篇 会议
31 篇 期刊文献

馆藏范围

853 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

409 篇 工学
- 393 篇 计算机科学与技术...
- 319 篇 软件工程
- 82 篇 电子科学与技术（可...
- 60 篇 电气工程
- 43 篇 信息与通信工程
- 39 篇 控制科学与工程
- 9 篇 动力工程及工程热...
- 7 篇 机械工程
- 7 篇 光学工程
- 5 篇 材料科学与工程（可...
- 5 篇 建筑学
- 4 篇 土木工程
- 4 篇 安全科学与工程
- 3 篇 仪器科学与技术
- 3 篇 化学工程与技术
- 3 篇 航空宇航科学与技...
- 2 篇 力学（可授工学、理...
- 2 篇 环境科学与工程（可...
- 2 篇 生物医学工程（可授...
99 篇 理学
- 58 篇 数学
- 37 篇 系统科学
- 17 篇 物理学
- 8 篇 统计学（可授理学、...
- 2 篇 化学
55 篇 管理学
- 45 篇 管理科学与工程(可...
- 15 篇 工商管理
- 13 篇 图书情报与档案管...
5 篇 法学
- 4 篇 社会学
- 1 篇 法学
3 篇 经济学
- 3 篇 应用经济学
1 篇 医学
1 篇 艺术学

主题

167 篇 hardware
94 篇 computer archite...
76 篇 embedded system
58 篇 application soft...
56 篇 permission
50 篇 embedded systems
47 篇 system-on-a-chip
45 篇 software
44 篇 algorithm design...
42 篇 computational mo...
41 篇 energy consumpti...
41 篇 field programmab...
35 篇 costs
34 篇 system-on-chip
32 篇 space exploratio...
30 篇 high level synth...
29 篇 system-level des...
27 篇 timing
26 篇 delay
25 篇 embedded softwar...

机构

8 篇 center for embed...
6 篇 school of comput...
6 篇 arizona state un...
6 篇 center for embed...
6 篇 department of co...
5 篇 school of inform...
5 篇 philips research...
5 篇 univ calif river...
5 篇 institute for in...
5 篇 department of el...
4 篇 department of co...
4 篇 university of er...
4 篇 tu braunschweig
4 篇 university of do...
4 篇 tensilica
4 篇 univ elect sci &...
4 篇 nec laboratories...
4 篇 philips research...
3 篇 integrated signa...
3 篇 east china norma...

作者

10 篇 ogras umit y.
9 篇 sri parameswaran
9 篇 nikil dutt
7 篇 rolf ernst
7 篇 parameswaran sri
7 篇 leupers rainer
6 篇 jiang wei
6 篇 dutt nikil
6 篇 robert p. dick
6 篇 mitra tulika
6 篇 rainer leupers
6 篇 andreas gerstlau...
5 篇 pasricha sudeep
5 篇 gerd ascheid
5 篇 greg stitt
5 篇 jinyu zhan
5 篇 umit y. ogras
5 篇 tei-wei kuo
5 篇 wei jiang
5 篇 yuan-hao chang

语言

850 篇 英文
3 篇 其他
1 篇 中文

检索条件"任意字段=2024 International Conference on Hardware/Software Codesign and System Synthesis"

共 853 条记录，以下是691-700 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Rappit: framework for synthesis of host-assisted scripting engines for adaptive embedded systems 05

Rappit: framework for synthesis of host-assisted scripting e...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Jiwon Hahn Qiang Xie Pai H. Chou University of California Irvine CA

ISBN: (纸本)9781595931610

Scripting is a powerful, high-level, cross-platform, dynamic, easy way of composing software modules as black boxes. Unfortunately, the high runtime overhead has prevented scripting from being widely adopted in embedded applications. This work proposes to overcome these obstacles by synthesizing light-weight, host-assisted scripting engines for embedded systems. The result is dramatically shortened development cycle due to the much higher-level abstraction, interactive access and dynamic reconfigurability, robust in-field software upgradability, and compact code size. This framework has been successfully applied to ultra low-power sensor nodes with under 10KB of program memory to high-performance platforms with fast Ethernet.

关键词： adaptive systems scripting software synthesis

来源：评论

学校读者我要写书评

暂无评论

hardware/software partitioning of software binaries: a case study of H.264 decode 05

Hardware/software partitioning of software binaries: a case ...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Greg Stitt Frank Vahid Gordon McGregor Brian Einloth University of California Riverside Freescale Semiconductor

ISBN: (纸本)9781595931610

We describe results of a case study whose intent was to determine whether new techniques for hardware/software partitioning of an application's binary are competitive with partitioning at the C source code level. While such competitiveness has been shown previously for standard benchmark suites involving smaller or unoptimized applications, the case study instead focuses on a complete 16,000-line highly-optimized commercial-grade application, namely an H.264 video decoder. The several month study revealed that binary partitioning was indeed competitive, achieving nearly identical 2.5x speedups as source level partitioning, compared to a standard microprocessor. Furthermore, the study revealed that several simple C-level coding modifications, including pass by value-return, function specialization, algorithmic specialization, hardware-targeted reimplementation, global array elimination, hoisting and sinking of error code, and conversion to explicit control flow, could lead to improved application speedups approaching 7x for both source level and binary level partitioning.

关键词： synthesis binaries H.264 hardware/software partitioning FPGA embedded systems

来源：评论

学校读者我要写书评

暂无评论

Service dependency graph: an efficient model for hardware/software interfaces modeling and generation for SoC design 05

Service dependency graph: an efficient model for hardware/so...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Adriano Sarmento Lobna Kriaa Arnaud Grasset Mohamed-Wassim Youssef Aimen Bouchhima Frederic Rousseau Wander Cesario Ahmed Amine Jerraya TIMA Laboratory CEDEX France

ISBN: (纸本)9781595931610

Complex systems-on-chip are designed by interconnecting pre-designed hardware (HW) and software (SW) components. During the design cycle, a global model of the SoC may be composed of HW and SW models at different abstraction levels. Designing HW/SW interfaces to interconnect SoC components is a source of design bottlenecks. This paper describes a service-based model enabling systematic design and co-simulation of HW/SW interfaces for SoC design. This model, called Service dependency graph (SDG) allows modeling of complex and application-specific interfaces. We present also a model generator that can automatically build HW/SW interfaces based on service and resource requirements described by the SDG. This approach has been applied successfully on the design of an MPEG-4 encoder. Additionally the SDG seems to be an excellent intermediate representation for the design automation of HW/SW interfaces.

关键词： service-based model systems-on-chip hardware/software interfaces interface design automation

来源：评论

学校读者我要写书评

暂无评论

Novel architecture for loop acceleration: a case study 05

Novel architecture for loop acceleration: a case study

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Seng Lin Shee Sri Parameswaran Newton Cheung University of New South Wales Sydney Australia

ISBN: (纸本)9781595931610

In this paper, we show a novel approach to accelerate loops by tightly coupling a coprocessor to an ASIP. Latency hiding is used to exploit the parallelism available in this architecture. To illustrate the advantages of this approach, we investigate a JPEG encoding algorithm and accelerate one of its loop by implementing it in a coprocessor. We contrast the acceleration by implementing the critical segment as two different coprocessors and a set of customized instructions. The two different coprocessor approaches are: a high-level synthesis (HLS) approach; and a custom coprocessor approach. The HLS approach provides a faster method of generating coprocessors. We show that a loop performance improvement of 2.57x is achieved using the custom coprocessor approach, compared to 1.58x for the HLS approach and 1.33x for the customized instruction approach compared with just the main processor. Respective energy savings within the loop are 57%, 28% and 19%.

关键词： ASIP architecture coprocessor latency hiding hardware/software partitioning loop optimization tightly coupled loop acceleration loop pipelining

来源：评论

学校读者我要写书评

暂无评论

The design of a smart imaging core for automotive and consumer applications: a case study 05

The design of a smart imaging core for automotive and consum...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Wido Kruijtzer Winfried Gehrke Victor Reyes Ghiath Alkadi Thomas Hinz Jorn Jöchalsky Bruno Steux Philips Research The Netherlands Philips Semiconductors Hamburg Germany University of Las Palmas GC Spain University of Hannover Germany École des Mines de Paris France

ISBN: (纸本)9781595931610

This paper describes the design of a low-cost, low-power smart imaging core that can be embedded in cameras. The core integrates an ARM 9 processor, a camera interface and two specific hardware blocks for image processing: a smart imaging coprocessor and an enhanced motion estimator. Both coprocessors have been designed using high-level synthesis tools taking the C programming language as a starting point. The resulting RTL code of each coprocessor has been synthesized and verified on an FPGA board. Two automotive and two mobile smart imaging applications are mapped onto the resulting smart imaging core. This mapping process of the original C++ applications onto the smart imaging core is also presented in this paper.

关键词： system level design image processing

来源：评论

学校读者我要写书评

暂无评论

Model driven engineering for SoC co-design

Model driven engineering for SoC co-design

引用

Annual IEEE Northeast Workshop on Circuits and systems (NEWCAS)

作者： J. Dekeyser P. Boulet P. Marquet S. Meftali Laboratoire dInformatique Fondamentale de Lille Université des Sciences et Technologies de Lille Villeneuve d'Ascq France

SoC co-design requires to master a lot of different abstraction levels, different simulation techniques, different synthesis tools. Due to the evolution of the technologies, the best one is the one to come. Evolution of an embedded system both hardware and software, is not simple. The business logic has to be kept and the technical aspect has to be thrown. To improve the permanence of system on chip we have to abstract from the technical concerns. Model driven engineering (MDE) proposes a separation of concerns: application and technical concerns. The use of a modeling standard can capitalize system descriptions and improve system evolution and integration. A particular aspect of MDE concerns model transformations and code generation. At this level, the basic model driven architecture pattern involves the definition of a platform-independent model (PIM) and its automated mapping to one or more platform-specific models (PSMs). By defining different PIM and PSM dedicated to embedded systems, we show the benefits of using the MDE approach in system on chip codesign. From UML 2.0 profiles to systemC or VHDL codes, the same model transformation engine is used with different rules expressed in XML.

关键词： Model driven engineering Embedded system system-on-a-chip hardware Embedded software Logic Application software Unified modeling language Engines XML

来源：评论

学校读者我要写书评

暂无评论

SOMA: a tool for synthesizing and optimizing memory accesses in ASICs 05

SOMA: a tool for synthesizing and optimizing memory accesses...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Girish Venkataramani Tiberiu Chelcea Seth Copen Goldstein Tobias Bjerregaard Carnegie Mellon University Pittsburgh PA TU Denmark Lyngby Denmark

ISBN: (纸本)9781595931610

Arbitrary memory dependencies and variable latency memory systems are major obstacles to the synthesis of large-scale ASIC systems in high-level synthesis. This paper presents SOMA, a synthesis framework for constructing Memory Access Network (MAN) architectures that inherently enforce memory consistency in the presence of dynamic memory access dependencies. A fundamental bottleneck in any such network is arbitrating between concurrent accesses to a shared memory resource. To alleviate this bottleneck, SOMA uses an application-specific concurrency analysis technique to predict the dynamic memory parallelism profile of the application. This is then used to customize the MAN architecture. Depending on the parallelism profile, the MAN may be optimized for latency, throughput or both. The optimized MAN is automatically synthesized into gate-level structural Verilog using a flexible library of network building blocks. SOMA has been successfully integrated into an automated C-to-hardware synthesis flow, which generates standard cell circuits from unrestricted ANSI-C programs. Post-layout experiments demonstrate that application specific MAN construction significantly improves power and performance.

关键词： high-level synthesis memory synthesis

来源：评论

学校读者我要写书评

暂无评论

CRAMES: compressed RAM for embedded systems 05

CRAMES: compressed RAM for embedded systems

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Lei Yang Robert P. Dick Haris Lekatsas Srimat Chakradhar Northwestern University Evanston IL NEC Laboratories America Princeton NJ

ISBN: (纸本)9781595931610

Memory is a scarce resource in many embedded systems. Increasing memory often increases packaging and cooling costs, size, and energy consumption. This paper presents CRAMES, an efficient software-based RAM compression technique for embedded systems. The goal of CRAMES is to dramatically increase effective memory capacity without hardware design changes, while maintaining high performance and low energy consumption. To achieve this goal, CRAMES takes advantage of an operating system's virtual memory infrastructure by storing swapped-out pages in compressed format. It dynamically adjusts the size of the compressed RAM area, protecting applications capable of running without it from performance or energy consumption penalties. In addition to compressing working data sets, CRAMES also enables efficient in-RAM filesystem compression, thereby further increasing RAM capacity. CRAMES was implemented as a loadable module for the Linux kernel and evaluated on a battery-powered embedded system. Experimental results indicate that CRAMES is capable of doubling the amount of RAM available to applications. Execution time and energy consumption for a broad range of examples increase only slightly, by averages of 0.35% and 4.79%. In addition, this work identifies the software-based compression algorithms that are most appropriate for low-power embedded systems.

关键词： memory embedded system compression

来源：评论

学校读者我要写书评

暂无评论

FlexPath NP: a network processor concept with application-driven flexible processing paths 05

FlexPath NP: a network processor concept with application-dr...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Rainer Ohlendorf Andreas Herkersdorf Thomas Wild Munich University of Technology Munich Germany

ISBN: (纸本)9781595931610

In this paper, we present a new architectural concept for network processors called FlexPath NP. The central idea behind FlexPath NP is to systematically map network processor (NP) application sub-functions onto both SW programmable processor (CPU) resources and (re-)configurable HW building blocks, such that different packet flows are forwarded via different, optimized processing paths through the NP. Packets with well understood, relatively simple processing requirements may even bypass the central CPU complex (AutoRoute). In consequence, CPU processing resources are more effectively used and the overall NP performance and throughput are improved compared to conventional NP architectures. We present analytical performance estimations to quantify the performance advantage of FlexPath (expressed as available CPU instructions for each packet traversing the CPUs) and introduce a platform-based system on Programmable Chip (SoPC) based architecture which implements the FlexPath NP concept.

关键词： hardware accelerators application-specific architectures network processors dynamically reconfigurable processors IP networking

来源：评论

学校读者我要写书评

暂无评论

High-level synthesis for large bit-width multipliers on FPGAs: a case study 05

High-level synthesis for large bit-width multipliers on FPGA...

引用

Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis

作者： Gang Quan James P. Davis Siddhaveerasharan Devarkal Duncan A. Buell University of South Carolina Columbia SC

ISBN: (纸本)9781595931610

In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are required for cryptography and error correction circuits for more secure and reliable transmissions over highly insecure and/or noisy channels in networking and multimedia applications. The design space for these circuits is very large when integer multiplication on large operands is carried out hierarchically. In this paper, we explore automated synthesis of high bit-width unsigned integer multiplier circuits by defining and validating an estimator function used in search and analysis of the design space of such circuits. We focus on analysis of a hybrid hierarchical multiplier scheme that combines the throughput advantages of parallel multipliers and the resource cost-effectiveness of serial ones. We present an analytical model that rapidly predicts timing and resource usage for selected model candidates. We evaluate the estimator model in the design of a practical application, a 256-bit elliptic curve adder implemented on a Xilinx FPGA fabric. We show that our estimator allows implementation of fast, efficient circuits, where resultant designs provide order-of-magnitude performance improvements when compared with that of software implementations on a high performance computing platform.

关键词： reconfigurable computing large-scale integer multipliers FPGA devices high level synthesis design exploration

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共86页 << < 66 67 68 69 70 71 72 73 74 75 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：