咨询与建议

限定检索结果

文献类型

  • 822 篇 会议
  • 31 篇 期刊文献

馆藏范围

  • 853 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 409 篇 工学
    • 393 篇 计算机科学与技术...
    • 319 篇 软件工程
    • 82 篇 电子科学与技术(可...
    • 60 篇 电气工程
    • 43 篇 信息与通信工程
    • 39 篇 控制科学与工程
    • 9 篇 动力工程及工程热...
    • 7 篇 机械工程
    • 7 篇 光学工程
    • 5 篇 材料科学与工程(可...
    • 5 篇 建筑学
    • 4 篇 土木工程
    • 4 篇 安全科学与工程
    • 3 篇 仪器科学与技术
    • 3 篇 化学工程与技术
    • 3 篇 航空宇航科学与技...
    • 2 篇 力学(可授工学、理...
    • 2 篇 环境科学与工程(可...
    • 2 篇 生物医学工程(可授...
  • 99 篇 理学
    • 58 篇 数学
    • 37 篇 系统科学
    • 17 篇 物理学
    • 8 篇 统计学(可授理学、...
    • 2 篇 化学
  • 55 篇 管理学
    • 45 篇 管理科学与工程(可...
    • 15 篇 工商管理
    • 13 篇 图书情报与档案管...
  • 5 篇 法学
    • 4 篇 社会学
    • 1 篇 法学
  • 3 篇 经济学
    • 3 篇 应用经济学
  • 1 篇 医学
  • 1 篇 艺术学

主题

  • 167 篇 hardware
  • 94 篇 computer archite...
  • 76 篇 embedded system
  • 58 篇 application soft...
  • 56 篇 permission
  • 50 篇 embedded systems
  • 47 篇 system-on-a-chip
  • 45 篇 software
  • 44 篇 algorithm design...
  • 42 篇 computational mo...
  • 41 篇 energy consumpti...
  • 41 篇 field programmab...
  • 35 篇 costs
  • 34 篇 system-on-chip
  • 32 篇 space exploratio...
  • 30 篇 high level synth...
  • 29 篇 system-level des...
  • 27 篇 timing
  • 26 篇 delay
  • 25 篇 embedded softwar...

机构

  • 8 篇 center for embed...
  • 6 篇 school of comput...
  • 6 篇 arizona state un...
  • 6 篇 center for embed...
  • 6 篇 department of co...
  • 5 篇 school of inform...
  • 5 篇 philips research...
  • 5 篇 univ calif river...
  • 5 篇 institute for in...
  • 5 篇 department of el...
  • 4 篇 department of co...
  • 4 篇 university of er...
  • 4 篇 tu braunschweig
  • 4 篇 university of do...
  • 4 篇 tensilica
  • 4 篇 univ elect sci &...
  • 4 篇 nec laboratories...
  • 4 篇 philips research...
  • 3 篇 integrated signa...
  • 3 篇 east china norma...

作者

  • 10 篇 ogras umit y.
  • 9 篇 sri parameswaran
  • 9 篇 nikil dutt
  • 7 篇 rolf ernst
  • 7 篇 parameswaran sri
  • 7 篇 leupers rainer
  • 6 篇 jiang wei
  • 6 篇 dutt nikil
  • 6 篇 robert p. dick
  • 6 篇 mitra tulika
  • 6 篇 rainer leupers
  • 6 篇 andreas gerstlau...
  • 5 篇 pasricha sudeep
  • 5 篇 gerd ascheid
  • 5 篇 greg stitt
  • 5 篇 jinyu zhan
  • 5 篇 umit y. ogras
  • 5 篇 tei-wei kuo
  • 5 篇 wei jiang
  • 5 篇 yuan-hao chang

语言

  • 850 篇 英文
  • 3 篇 其他
  • 1 篇 中文
检索条件"任意字段=2024 International Conference on Hardware/Software Codesign and System Synthesis"
853 条 记 录,以下是711-720 订阅
排序:
First results with eBlocks: embedded systems building blocks  03
First results with eBlocks: embedded systems building blocks
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES)
作者: S. Cotterell F. Vahid Walid Najjar H. Hsieh Department of Computer Science and Engineering Center for Embedded Computer Systems at UC lrvine University of California Riverside USA
We describe our first efforts to develop a set of off-the-shelf hardware components that ordinary people could connect to build a simple but useful class of embedded systems. The class of systems, which we call monito... 详细信息
来源: 评论
system-level design tools: who needs them, who has them, and how much should they cost?
System-level design tools: who needs them, who has them, and...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES)
作者: R. Bergamaschi G. Martin G. Smith P. Paulin R. Fordham P. Hardee B. Bailey CoWare Inc. USA Design Verification and Test Division Mentor Graphics USA IBM Thomas J. Watson Research Center Yorktown Heights NY USA Cadence Berkeley Laboratories Berkeley CA USA Gartner Dataquest Inc. USA STMicroelectronics Inc. Canada Motorola Global Software Group USA
CAD vendors are always faced with the question of what tools to develop and how much can they charge for them. Designers on the other hand have real problems to solve and before investing in tools they have to assess ... 详细信息
来源: 评论
RePAiR: A Strategy for Reducing Peak Temperature while Maximising Accuracy of Approximate Real-Time Computing: Work-in-Progress
RePAiR: A Strategy for Reducing Peak Temperature while Maxim...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES)
作者: Shounak Chakraborty Sangeet Saha Magnus Sjalander Klaus McDonald-Maier Norwegian University of Science and Technology (NTNU) Trondheim Norway Embedded and Intelligent Systems Laboratory University of Essex Colchetser UK
Improving accuracy in approximate real-time computing without violating thermal-energy constraints of the underlying hardware is a challenging problem. The execution of approximate real-time tasks can individually be ... 详细信息
来源: 评论
Accelerating Queries of MongoDB by an FPGA-based Storage Engine: Work-in-Progress
Accelerating Queries of MongoDB by an FPGA-based Storage Eng...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES)
作者: Jinyu Zhan Junting Wu Wei Jiang Ying Li Jianping Zhu School of Information & Software Engineering University of Electronic Science & Technology of China China Tencent Technology Shenzhen Company Ltd China
In this paper, we propose a storage engine for MongoDB to accelerate the queries and reduce the memory usage. An FPGA-based query accelerator is deployed to speed up the queries while hot data is migrated from memory ... 详细信息
来源: 评论
Energy minimization for real-time systems with (m, k)-guarantee
Energy minimization for real-time systems with (<i>m</i>, <i...
收藏 引用
2nd international conference on hardware/software codesign and systems synthesis
作者: Niu, Linwei Quan, Gang Univ S Carolina Dept Comp Sci & Engn Columbia SC 29208 USA
Energy consumption and quality of service (QoS) are two primary concerns in the development of today's pervasive computing systems. While most of the current research in energy-aware real-time scheduling has been ... 详细信息
来源: 评论
Complexity management in system-level design
收藏 引用
JOURNAL OF VLSI SIGNAL PROCESSING systemS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY 1996年 第2期14卷 157-169页
作者: Kalavade, A Lee, EA Dept. of EECS University of California at Berkeley Berkeley CA United States
The system-level design problem spans a large design space. Typically, the designer needs to explore possible target architectures, experiment with different tools, and work with a range of constraints and optimizatio... 详细信息
来源: 评论
Architecture and synthesis for multi-cycle on-chip communication  03
Architecture and synthesis for multi-cycle on-chip communica...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES)
作者: J. Cong Yiping Fan Guoling Han Xun Yang Zhiru Zhang Computer Science Department University of California Los Angeles Los Angeles CA USA
There are two important infection points in the development of deep submicron (DSM) process technologies. The first point is when the average interconnect delay exceeds the gate delay, which happened during mid 1990s ... 详细信息
来源: 评论
A High-Speed, Area-Optimized, ROM-Less (Co)Sine Wave synthesis Accelerator  16
A High-Speed, Area-Optimized, ROM-Less (Co)Sine Wave Synthes...
收藏 引用
16th international Symposium on Electronics and Telecommunications, ISETC 2024
作者: Stoica, Florentina-Giulia Calinescu, Alex Enachescu, Marius Electronic Devices Circuits and Architectures University Politehnica of Bucharest Faculty of Electronics Telecommunications and Information Technology Bucharest Romania
Sine and cosine wave synthesis is utilized for generating sinusoidal-alike values in the digital domain. While this task is handled through software, dedicated hardware like Direct Digital synthesis (DDS) is also avai... 详细信息
来源: 评论
Bus architecture synthesis for hardware-software co-design of deep submicron systems on chip
Bus architecture synthesis for hardware-software co-design o...
收藏 引用
IEEE international conference on Computer Design: VLSI in Computers and Processors, (ICCD)
作者: N. Thepayasuwan Vaishali Damle A. Doboli Department of Electrical and Computer Engineering State University of New York Stony Brook Stony Brook NY USA
system level design always has a disadvantage of not possessing detailed knowledge of the communication subsystem. This is a crucial issue for system-on-chip design, where uncertainty in communication by very deep sub... 详细信息
来源: 评论
Compile-time decided instruction cache locking using worst-case execution paths
Compile-time decided instruction cache locking using worst-c...
收藏 引用
international conference on hardware/software codesign and system synthesis (CODES)
作者: Heiko Falk Sascha Plazar Henrik Theiling Computer Science 12 University of Dortmund Dortmund Germany AbsInt Angewandte Informatik GmbH Saarbrucken Germany
Caches are notorious for their unpredictability. It is difficult or even impossible to predict if a memory access results in a definite cache hit or miss. This unpredictability is highly undesired for real-time system... 详细信息
来源: 评论