A hierarchical CDFG model designed as an intermediate representation for hardware/software (HW/SW) codesign is presented in this paper. A new concept of transport node, which represents the communication resources of ...
详细信息
A hierarchical CDFG model designed as an intermediate representation for hardware/software (HW/SW) codesign is presented in this paper. A new concept of transport node, which represents the communication resources of the system, is proposed in this model. Hierarchical feature can be straightly obtained through extending the definition of nodes, allowing them to nest sub-CDFG recursively. Then it is demonstrated how to build basic control constructs of branches and loops. Explaining in a short introduction to the translation process, such a hierarchical CDFG is suitable for HW/SW codesign as an intermediate representation. The hierarchical CDFG model can capture the design information from source file specified by VHDL or C language. It maintains relative simplicity while providing helpful features for HW/SW partitioning and High-level synthesis tools.
The proceedings contains 43 papers from the conference on the Proceedings of the Ninth international Symposium on hardware/softwarecodesign. Topic discussed include: the usage of stochastic processes in embedded syst...
详细信息
The proceedings contains 43 papers from the conference on the Proceedings of the Ninth international Symposium on hardware/softwarecodesign. Topic discussed include: the usage of stochastic processes in embedded system specifications;modelling and evaluation of hardware/software designs;a practical toolbox for system level communication synthesis;designing domain-specific processors;a novel parallel deadlock detection algorithm and architecture;towards effective embedded processors in codesigns: customizable partitioned caches;and development cost and size estimation starting from high-level specifications.
Describes a new approach to hardware/softwarecodesign for complex embedded systems, using high-level programming languages, such as C, C++, Java, or Ada. Unlike previous approaches, we do not distribute parts of the ...
详细信息
Describes a new approach to hardware/softwarecodesign for complex embedded systems, using high-level programming languages, such as C, C++, Java, or Ada. Unlike previous approaches, we do not distribute parts of the behavior between the different subsystems. We map the entire behavior onto the whole system, and the partition is made implicitly during the synthesis process. We divide the system specification into behavior, architecture and design criteria, to maximize reuse opportunities and to increase the flexibility of the design environment.
The codesign of embedded real-time signal processing systems is complex. In certain application domains requiring high computational throughput, this complexity is due to the need to employing parallel processing and ...
详细信息
ISBN:
(纸本)1581133383
The codesign of embedded real-time signal processing systems is complex. In certain application domains requiring high computational throughput, this complexity is due to the need to employing parallel processing and perhaps using heterogeneous processors. The use of commercial-off-the-shelf (COTS) multiprocessor (MP) hardware and software can reduce codesign complexity. Further complexity reduction can be obtained with emerging synthesis frameworks, which can generate deployable code by leveraging vendor communication and computation libraries. However, these synthesis frameworks are inadequate in providing a sound specification and design methodology (SDM) because they require the designer to first choose the implementation target before specification and design exploration. We have developed a new SDM known as MAGIC that allows the designer to capture the specification in an executable model that can then be used in design exploration to find the optimal COTS MP technology and architecture before committing to that technology. The MAGIC SDM exploits emerging open-standards based VSIPL computation middleware and MPI communication middleware to provide connectivity between specification and design with synthesis frameworks for implementation. This SDM is also shown to be applicable to the system-on-chip (SOC) domain, especially as embodied in a new framework called Virtual Component Co-design from Cadence Design systems.
This paper proposes a system for the automatic hardware design of neural networks based on cooperative coevolutionary paradigms and multiple reconfigurable devices. The authors' system is composed of a logic synth...
详细信息
This paper proposes a system for the automatic hardware design of neural networks based on cooperative coevolutionary paradigms and multiple reconfigurable devices. The authors' system is composed of a logic synthesis tool, multiple reconfigurable devices and an embedded processor executing the coevolutionary algorithm. The partitioning of the engineering design process follows current practices in hardware/softwarecodesign based on both information on arrival rate /spl lambda/ of requests and the service time /spl mu/ of the reconfigurable devices. The system is suitable under some conditions for industrial applications such as a reactive system but also because it can be connected to multiple systems in a totally networked industrial environment which allows download of the same hardware configuration on multiple on ine devices.
A new codesign compiler, Dash, provides a co-synthesis and co-simulation environment for mixed FPGA/processor architectures. It compiles a C-like description to a solution containing both processors and custom hardwar...
详细信息
A new codesign compiler, Dash, provides a co-synthesis and co-simulation environment for mixed FPGA/processor architectures. It compiles a C-like description to a solution containing both processors and custom hardware, and allows the descriptions of FPGA-based processors to be heavily parametrized. The user may add instructions to the processors, and the Dash software architecture allows the user to add facilities for targeting these extra instructions to the compiler. This system is being used to design a number of case studies, and a single-chip codesign of an Internet video game is used to illustrate the design flow.
The architecture of systems tailored for a specific application frequently requires cooperation among hardware and software components. The design of these systems is typically a compromise among a number of factors: ...
详细信息
ISBN:
(纸本)3540660933
The architecture of systems tailored for a specific application frequently requires cooperation among hardware and software components. The design of these systems is typically a compromise among a number of factors: cost, performance, size, development time, power consumption, etc. To cope with increasing possibilities offered by nowadays integration technology and steady demanding of shorter time-to-market, a comprehensive strategy aiming at gathering all the involved aspects of the design is becoming mandatory This new discipline, called codesign, considers in a concurrent manner all the activities involved in the design of a mixed hw/sw dedicated system: capturing of design specification and requirements, mapping of the design onto hardware and software domains, systemsynthesis and design verification. The paper introduces the key factors involved in the design of an embedded system, together with a description on how codesign is overcoming such problems, opening the way to a new generation of CAD frameworks supporting system-level design.
This paper presents a genetic algorithm to solve the systemsynthesis problem of mapping a time constrained single-rate system specification onto a given heterogeneous architecture which may contain irregular intercon...
详细信息
This paper presents a genetic algorithm to solve the systemsynthesis problem of mapping a time constrained single-rate system specification onto a given heterogeneous architecture which may contain irregular interconnection structures. The synthesis is performed under memory constraints, that is, the algorithm takes into account the memory size of processors and the size of interface buffers of communication links, and in particular the complicated interplay of these. The presented algorithm is implemented as part of the LYCOS cosynthesissystem.
We propose a systemsynthesis method which bridges the gap between a highly abstract functional model and an efficient hardware or software implementation. The functional model is based on a formal semantics and the s...
详细信息
We propose a systemsynthesis method which bridges the gap between a highly abstract functional model and an efficient hardware or software implementation. The functional model is based on a formal semantics and the synchrony hypothesis. However, the use of skeletons in conjunction with a proper computational model structures the system description into three layers, the system layer, the skeleton layer, and the elementary layer. The synthesis process takes advantage of this structure and uses a different technique for each layer: (a) connection of components and processes at the system layer;(b) template based generation of compound entities possibly containing state information, memory, and complex control at the skeleton layer;this layer also determines the communication and timing behaviour;(c) direct translation into combinatorial functions at the elementary layer. Thus, without compromising the formal properties of the abstract system model we provide an efficient synthesis method.
Design of heterogeneous hardware/softwaresystems is not really a new idea, since designers have been used to mixing generic programmable and specific hardware components for algorithms implementation. However, with t...
详细信息
Design of heterogeneous hardware/softwaresystems is not really a new idea, since designers have been used to mixing generic programmable and specific hardware components for algorithms implementation. However, with the growing systems complexity, a computer-aided codesign methodology becomes essential. A codesign methodology relies on an executable system-level specification, independent of implementation, which enables hardware/software architecture exploration and synthesis. This paper presents an application of the avionics domain: the ARINC communication protocol interface system. The codesign approach is based on the POLIS framework, coupled with the Esterel specification language.
暂无评论