The objective of the paper is to implement an area efficient hardware for intra prediction in high efficiency video coding (HEVC) decoder for DC, angular and planar modes of all block sizes. viz., 64 x 64, 32 x 32, 16...
详细信息
ISBN:
(纸本)9789811074707;9789811074691
The objective of the paper is to implement an area efficient hardware for intra prediction in high efficiency video coding (HEVC) decoder for DC, angular and planar modes of all block sizes. viz., 64 x 64, 32 x 32, 16 x 16, 8 x 8 and 4 x 4. The proposed hardware is written in Verilog and implemented in field programmable gate array (FPGA) Virtex-7. The clock cycles consumed by the proposed design is the lowest as compared to the existing designs [7] as in the proposed architecture all the three modes ( DC, angular and planar modes) are executed in parallel. The reference pixels are processed and one 4 x 4 block is obtained at the output in one clock cycle as the architecture is designed to process 16 pixels (one 4 x 4 block) in parallel for all the three modes. Once the prediction for one mode of a block is completed the resources are released and made available to be used by next mode or next block. Thus the resource consumption is less as compared to existing designs where all the modes for each block is executed irrespective of encoder information which results in unnecessary resource usage.
As computers are becoming more powerful and with the availability of sophisticated data visualization software, the capability to extract knowledge from data for the benefit of individuals and society is imperative. C...
详细信息
The number of resource-limited wireless devices utilized in many areas of Internet of Things is growing rapidly;there is a concern about privacy and security. Various lightweight block ciphers are proposed;this work p...
详细信息
The messages in the latest security protocols such as IPSec, TLS and SSL must be handled by high-speed crypto systems. Current computationally extensive cryptographic implementations on different platforms such as sof...
详细信息
ISBN:
(纸本)9789811074707;9789811074691
The messages in the latest security protocols such as IPSec, TLS and SSL must be handled by high-speed crypto systems. Current computationally extensive cryptographic implementations on different platforms such as software, Application Specific Integrated Circuit (ASIC) and Field Programmable Gate Array (FPGA) without adequate optimization achieve lesser throughput than should be possible. In the paper we consider a cryptographic hashing algorithm KECCAK and its implementations. To achieve better throughput, the proposed implementations of KECCAK explores FPGA design spaces. In this paper three different architectures for KECCAK coprocessor are implemented in Artix-7 (XC7A100T, CSG324) FPGA platform. The Processing Element (PE) handles all communication interfaces, data paths and control signals hazards of Network Security Processor (NSP). A partitioned area in the system ensures that the processor data path is completely isolated from secret key memory. The memory to KECCAK core communication is done by Direct Memory Access Controller (DMA). The performances of the implemented KECCAK are better in terms of throughput and resource usage than the existing work reported in the literature.
The proceedings contain 63 papers. The special focus in this conference is on Theory and Practice of Digital Libraries. The topics include: Exploiting interlinked research metadata;preserving bibliographic relationshi...
ISBN:
(纸本)9783319670072
The proceedings contain 63 papers. The special focus in this conference is on Theory and Practice of Digital Libraries. The topics include: Exploiting interlinked research metadata;preserving bibliographic relationships in mappings from FRBR to BIBFRAME 2.0;exploring ontology-enhanced bibliography databases using faceted search;taxonomic corpus-based concept summary generation for document annotation;a german corpus for a historical epidemic with temporal annotation;facet embeddings for explorative analytics in digital libraries;automatic hierarchical categorization of research expertise using minimum information;extracting event-centric document collections from large-scale web archives;information governance maturity model final development iteration;challenges of research data management for highperformancecomputing;how linked data can aid machine learning-based tasks;classifying document types to enhance search and recommendations in digital libraries;understanding the influence of hyperparameters on text embeddings for text classification tasks;what users search for and why;on the uses of word sense change for research in the digital humanities;multi-aspect entity-centric analysis of big social media archives;a comparative study of language modeling to instance-based methods, and feature combinations for authorship attribution;semantic author name disambiguation with word embeddings;towards a knowledge graph representing research findings by semantifying survey articles;integration of scholarly communication metadata using knowledge graphs;analysing scholarly communication metadata of computer science events;high-pass text filtering for citation matching and sentiment classification over opinionated data streams through informed model adaptation.
In this work, an attempt has been made to investigate the performance of a new device, Wavy Junctionless FinFET at 22 nm node using low to high permittivity spacer for underlap regions. An alternative V-TH extraction ...
详细信息
ISBN:
(纸本)9789811074707;9789811074691
In this work, an attempt has been made to investigate the performance of a new device, Wavy Junctionless FinFET at 22 nm node using low to high permittivity spacer for underlap regions. An alternative V-TH extraction method has been demonstrated, which signifies the importance of cannel length at the nanoscale regime. The device layer Silicon film possesses uniform doping profile, where the current is controlled by channel doping and the mobility of charge carriers which account the bulk conduction instead of surface conduction. Due to the scalability of device dimensions, underlap regions are preferred to differentiate the control and the location of dopant atoms along the conduction region and hence this enhances the device performances. The simulation results enlighten the effectiveness of high permittivity of spacer region through performance evaluation. The simulated results exhibit an SS of 64 mV/decade, DIBL of 26 mV/V and I-ON/I-OFF ratio of 10(7).
Mining1 frequent itemsets is an important part of association rule mining process. Handling dynamic aspect of databases and multiple support threshold requirements of items are two important challenges of frequent ite...
详细信息
The 64b/66b technique conventionally is suited for low BER fiber optic channels, but can be extended for higher BER channels by including proper error correcting code and preamble. A modified 64b/66b line encoding tec...
详细信息
ISBN:
(纸本)9789811074707;9789811074691
The 64b/66b technique conventionally is suited for low BER fiber optic channels, but can be extended for higher BER channels by including proper error correcting code and preamble. A modified 64b/66b line encoding technique for the design of high speed SERDES is proposed. Unlike earlier 8b/10b technology, run-length is no more guaranteed but is statistically bound. Generated polynomials are statistically tested in MATLAB prior VHDL implementation. Optimal selection of primitive polynomial limits run length to 11 and provides sub-optimal data security. Proposed 64/66b encoding technique reduces overhead by 15.8% (at 6.3% CRC) with respect to conventional 8b/10b, while is also suited for high BER channels like wireless and free space. A performance optimum between security, run-length, ISI and DC equalization, this scheme finds potential application in space camera electronics, 5G technology and other IOT applications like driverless cars that require to handle large volumes of real time data with sufficient security on high BER wireless channels.
Box queries on a dataset in a multidimensional data space are a type of query which specifies a set of allowed values for each dimension. Indexing a dataset in a multidimensional Non-ordered Discrete Data Space (NDDS)...
详细信息
The proceedings contain 55 papers. The topics discussed include: exploring architectural heterogeneity in intelligent vision systems;increasing multicore system efficiency through intelligent bandwidth shifting;exploi...
ISBN:
(纸本)9781479989300
The proceedings contain 55 papers. The topics discussed include: exploring architectural heterogeneity in intelligent vision systems;increasing multicore system efficiency through intelligent bandwidth shifting;exploiting compressed block size as an indicator of future reuse;talus: a simple way to remove cliffs in cache performance;priority-based cache allocation for throughput processors;bamboo ECC: strong, safe, and flexible codes for reliable computer memory;heterogeneous memory architectures: a HW/SW approach for mixing die-stacked and off-package memories;domain knowledge based energy management in handhelds;GPU voltage noise: characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures;and hierarchical private/shared classification: the key to simple and efficient coherence for clustered cache hierarchies.
暂无评论