Modern embeddedsystems are built from microprocessors, domain-specific hardware blocks, communication means, application-specific sensor/actuators and as simple as possible user interface, which hides the embedded co...
详细信息
Design space exploration plays an essential role in the system-level design of embeddedsystems. It is imperative therefore to have efficient and effective exploration tools in the early stages of design, where the de...
详细信息
the development of more and more complex embeddedsystems constitutes a very challenging task for EDA experts, due to their HW/SW-mixed nature joint to the high demand for quality and reliability. Recently, both indus...
详细信息
ISBN:
(纸本)3540343040
the development of more and more complex embeddedsystems constitutes a very challenging task for EDA experts, due to their HW/SW-mixed nature joint to the high demand for quality and reliability. Recently, both industrial engineers and academic researchers have developed a very large number of techniques for dynamic verification in terms of co-simulation, which, in particular, address the different nature of hardware and software components of an embedded system. However, a widely accepted methodology does not exist. thus, this paper is intended to provide a general view on simulation-based modeling and verification strategies for developing embeddedsystems. In particular, the paper is focussed on describing state-of-the art co-simulation approaches and verification strategies based on fault simulation and assertion checking.
With distributed simulation, existing simulations, even from different disciplines, can be reused or made to interoperate. the efficiency of this technique is however not firmly established and it depends on the abili...
详细信息
ISBN:
(纸本)0769518532
With distributed simulation, existing simulations, even from different disciplines, can be reused or made to interoperate. the efficiency of this technique is however not firmly established and it depends on the ability to satisfy a number of requirements, especially concerning simulation performance. the performance depends to a large extent on the structure and scaling of architectural components of the simulation execution platform. In this paper, we present an approach to address this problem: the design of models to capture the main characteristics of distributed simulations, run-time infrastructures and network architectures, and the development of a tool to predict performances. this tool, which is a simulator of HLA simulations is written by using HLA and is evaluated on three test applications.
Software architecture is high-level software design, dealing withthe structure and organization of software systems. A software architecture is defined in terms of computational components and interactions among thos...
详细信息
ISBN:
(纸本)0769518532
Software architecture is high-level software design, dealing withthe structure and organization of software systems. A software architecture is defined in terms of computational components and interactions among those components. Architecture Description Languages (ADLs) represent architecture-level software designs. Different ADLs often have different intents;e.g., Rapide supports architecture simulation and Acme is intended to be both an ADL and an ADL interchange format. Experimental applications of two ADLs were conducted to determine the effectiveness of ADLs for architecture-level analysis of simulationsystems;one of them is reported Acme was used to model the architecture of ModSAF and to analyze its run-time performance. the model was used to analyze execution time at the component and federate levels and to estimate the maximum number of internal and external simulation entities that could be supported by the ModSAF architecture. the experiment showed that ADLs could model important features of simulation system architectures.
Multicore processors get more and more popular, even in embeddedsystems. Unfortunately, these types of processors require a special kind of programming technique to offer their full performance, i.e. they require a h...
详细信息
ISBN:
(纸本)9783642031373
Multicore processors get more and more popular, even in embeddedsystems. Unfortunately, these types of processors require a special kind of programming technique to offer their full performance, i.e. they require a high thread-level parallelism. In this paper we evaluate the performance of different configurations of the same processor core within an SoPC: a single threaded single core, a multithreaded single core, a single threaded multicore, and a multithreaded multicore. the used core is the jamuth core, a multithreaded Java processor able to execute Java bytecode directly in hardware. the advantage of Java in a multicore environment is that it brings the threading concept for free, i.e. the software developers are familiar withthe threading concept. Our evaluations show that the cores within a multicore processor should be at least two-threaded to bridge the higher memory delays caused by the contention at the shared bus.
Data-Driven Multithreading (DDM) is a threaded data-flow model that schedules threads for execution based on data availability. DDM is utilizing a thread Scheduling Unit (TSU) for the management of the threads on sequ...
详细信息
ISBN:
(纸本)9781479901036
Data-Driven Multithreading (DDM) is a threaded data-flow model that schedules threads for execution based on data availability. DDM is utilizing a thread Scheduling Unit (TSU) for the management of the threads on sequential processors. In this work we present the hardware implementation of the TSU with synthesizable code using the Verilog HDL and its evaluation using the ISim simulator. the evaluation results show that the TSU is able to run at a maximum frequency of 180 MHz and consumes only 5% of the Xilinx Virtex-6 FPGA resources. the initial results obtained in this work will enable us to design an FPGA based DDM multicore chip consisting of several Microblaze cores driven by the TSU. thus, we will be able to evaluate the performance of the novel threaded data-flow model and have direct comparison withthe sequential model on the same hardware.
In developing a simulator for a new processor architecture, it often is not clear whether it is more efficient to write a new simulator or to modify an existing simulator. Writing a new simulator forces the processor ...
详细信息
In developing a simulator for a new processor architecture, it often is not clear whether it is more efficient to write a new simulator or to modify an existing simulator. Writing a new simulator forces the processor architect to develop or adapt all of the related software tools. However, modifying an existing simulator and related tools, which are usually not well-documented, can be time-consuming and error-prone. We describe the SImulator for Multithreaded computerarchitectures (SIMCA) that was developed withthe primary goal of obtaining a functional simulator as quickly as possible to begin evaluating the superthreaded architecture. the performance of the simulator itself was important, but secondary. We achieved our goal using a technique called process-pipelining that exploits the unique features of this new architecture to hide the details of the underlying simulator. this approach allowed us to quickly produce a functional simulator whose performance is only 3.8-4.9 times slower than the base simulator.
this paper provides a QoS analysis of a dynamic, ubiquitous UNITS network scenario in the automotive context identified in the ongoing EC HIDENETS project. the scenario comprises different types of mobile users, appli...
详细信息
ISBN:
(纸本)9783540877844
this paper provides a QoS analysis of a dynamic, ubiquitous UNITS network scenario in the automotive context identified in the ongoing EC HIDENETS project. the scenario comprises different types of mobile users, applications, traffic conditions, and outage events reducing the available network resources. Adopting a compositional modeling approach based on Stochastic Activity Networks formalism, we analyze the Quality of Service (QoS) both from the users' perspective and from the mobile operator's one. the classical QoS analysis is enhanced by taking into account the congestion both caused by the outage events and by the varying traffic conditions.
Reconfiguration emerged as a key concept to cope with constraints regarding performance, power consumption, design time and costs posed by the growing diversity of application domains. this work gives an overview of s...
详细信息
暂无评论