the proceedings contain 6 papers. the topics discussed include: stack size estimation on machine-independent intermediate code for OpenCL kernels;predictive modeling methodology for compiler phase-ordering;flexible re...
ISBN:
(纸本)9781450340526
the proceedings contain 6 papers. the topics discussed include: stack size estimation on machine-independent intermediate code for OpenCL kernels;predictive modeling methodology for compiler phase-ordering;flexible resource allocation and management for application graphs on ReN MPSoC;low communication overhead dynamic mapping of multiple HEVC Video stream decoding on NOCs;deploying and monitoring hadoop MapReduce analytics on single-chip cloud computer;and runtime resource management for embedded and HPC systems.
the engineering of cyber physical systems requires holistic simulation perspectives. To cope withthe complexity of these systems, we aim to provide a simulation methodology that is efficient regarding model complexit...
详细信息
Techniques for the rapid deployment and architectural exploration of complex digital signal processing algorithms on embedded processor platforms are gaining popularity. these become significantly more complicated whe...
详细信息
ISBN:
(纸本)3540223770
Techniques for the rapid deployment and architectural exploration of complex digital signal processing algorithms on embedded processor platforms are gaining popularity. these become significantly more complicated when dedicated hardware components need to be integrated. the models on which such design methodologies and tools are based highlight the system level inflexibility with both pre-designed intellectual property cores and most customized component creation techniques. this paper presents a technique for overcoming these deficiencies using a dataflow model of computation, by allowing flexible circuit architectures to be created that can be optimized as desired, providing increased throughput with no extra resource usage in some situations.
In this paper a novel flexible architecture exemplarily applied for multioperable GNSS receivers including an ASIP and an arithmetic oriented embedded FPGA is presented. the advent of next generation GNSS-systems as w...
详细信息
ISBN:
(纸本)9783540705499
In this paper a novel flexible architecture exemplarily applied for multioperable GNSS receivers including an ASIP and an arithmetic oriented embedded FPGA is presented. the advent of next generation GNSS-systems as well as different demands in different system phases require high flexibility. the proposed architecture provides high energy and area efficiency compared to software-programmable processor while preserving flexibility. Exemplarily the mapping of the computational intensive base band processing of a Navstar CPS receiver to an ASIP-eFPGA architecture will be discussed. Results are based on a standard cell based design regarding the ASIP. A design method for physically optimized VLSI-macros has been applied for the implementation of the eFPGA. All results are acquired for a 90 nm-CMOS technology. It will be shown that;the proposed heterogeneous architecture features an attractive position in the design space regarding area and energy efficiency as well as flexibility.
this paper presents a methodology for automatic selection of software and hardware IP components for embedded applications. Design space exploration is achieved by the correct selection of a SW-IP block to be executed...
详细信息
In this paper, we introduce the concept of flux caches envisioned to improve processor performance by dynamically changing the cache organization and implementation. Contrary to the traditional approaches, processors ...
详细信息
Power consumption now becomes the most critical performance limiting factor to solid state disk (SSD) in embeddedsystems. It is imperative to devise design methods and architectures for power efficient SSD designs. I...
详细信息
ISBN:
(纸本)9783642102646
Power consumption now becomes the most critical performance limiting factor to solid state disk (SSD) in embeddedsystems. It is imperative to devise design methods and architectures for power efficient SSD designs. In our work, we present the first step towards low power SSD design, i.e., power estimation of SSD. We present a practical approach of SSD power estimation which tries to keep the advantage of real measurement, i.e., accuracy, while overcoming its limitations, i.e., long execution time and lack of repeatability (and high cost) by a trace-based simulation. Since it is based on real measurements, it takes into account the power consumption of SSD controller as well as that of Flash memories. We show the effectiveness of the presented method in designing a dynamic power management policy for SSD.
the latest image compression standard, JPEG 2000 is well tuned for diverse applications, thus raising various throughput demands on its building blocks. therefore, a JPEG 2000 encoder withthe feature of scalability i...
详细信息
ISBN:
(纸本)354026969X
the latest image compression standard, JPEG 2000 is well tuned for diverse applications, thus raising various throughput demands on its building blocks. therefore, a JPEG 2000 encoder withthe feature of scalability is favorable for its ability of meeting different throughput requirements. On the other hand, the large amounts of data streams underline the importance of bandwidth optimization in designing the encoder. the initial specification, especially in terms of loop organization and array indices, describes the data manipulations and, subsequently, influences the outcome of the architecture implementation. therefore, there is a clear need for the exploiting support, and we believe the emphasis should lie on the loop level steering. In this paper, we apply loop transformation techniques to a scalable embedded JPEG 2000 encoder design during the architectural exploration stage, considering not only the balance of throughput among different blocks, but also the reduction of data transfer. the architecture is prototyped onto Xilinx FPGA. (c) 2006 Elsevier B.V. All rights reserved.
the size and complexity of large-scale distributed embeddedsystems such as automotive and process control have increased recently. Sophisticated systemsthat are safe and environment friendly in the distributed syste...
详细信息
ISBN:
(纸本)9783540877844
the size and complexity of large-scale distributed embeddedsystems such as automotive and process control have increased recently. Sophisticated systemsthat are safe and environment friendly in the distributed systems require numerous types of sensor data, which are collected from various devices and sent to computers through networks. In order to develop the large-scale distributed embeddedsystems with high productivity and quality, a virtual execution environment platform is required. this platform integrates numerous CPU simulators and various device simulators through the network and provides network-wide simulation functionalities in the distributed system. In this paper, we present the requirements and initial system designs of a virtual execution environments platform for the development of the large-scale distributed embedded system software.
Instruction set simulation and real time operating system modeling have become important issues for the design of distributed embeddedsystems. this paper presents a holistic approach to simulate a distributed, embedd...
详细信息
ISBN:
(纸本)9781605584706
Instruction set simulation and real time operating system modeling have become important issues for the design of distributed embeddedsystems. this paper presents a holistic approach to simulate a distributed, embedded system that includes target software, processing units, and abstract RTOS within a virtual prototype environment. the processing unit is modeled by an ISS, which is embedded in a SystemC environment to allow the integration into a platform model. In comparison to existing approaches, the RTOS is not directly running on the ISS but outsourced and replaced by an RTOS model. this step strongly reduces simulation time since the execution on the ISS is much more time consuming in contrast to the execution on the host processor. the results show the theoretical and measured performance gain depending on the RTOS scheduler and task switching. Copyright 2008 ACM.
暂无评论