检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

71 篇 会议

馆藏范围

71 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

51 篇 工学
- 51 篇 计算机科学与技术...
- 41 篇 软件工程
- 20 篇 电子科学与技术（可...
- 18 篇 信息与通信工程
- 13 篇 电气工程
- 12 篇 控制科学与工程
- 7 篇 动力工程及工程热...
- 3 篇 仪器科学与技术
- 2 篇 机械工程
- 1 篇 光学工程
- 1 篇 冶金工程
- 1 篇 生物医学工程（可授...
27 篇 理学
- 23 篇 数学
- 6 篇 物理学
- 4 篇 统计学（可授理学、...
14 篇 管理学
- 12 篇 管理科学与工程(可...
- 12 篇 工商管理
- 2 篇 图书情报与档案管...
3 篇 经济学
- 3 篇 应用经济学

主题

42 篇 field programmab...
2 篇 routing
2 篇 embedded systems
2 篇 logic module
2 篇 fpga
1 篇 low-energy fpga ...
1 篇 programmable log...
1 篇 very long instru...
1 篇 placement
1 篇 arrays
1 篇 fpga power measu...
1 篇 mapping
1 篇 field programmab...
1 篇 high-level power...

机构

2 篇 philips research...
2 篇 dept. of cs 256-...
2 篇 state key lab of...
2 篇 electrical and c...
2 篇 network applianc...
2 篇 university of wa...
1 篇 electrical engin...
1 篇 mentor graphics ...
1 篇 centre for high ...
1 篇 indian institute...
1 篇 computer systems...
1 篇 altera
1 篇 xidian univ micr...
1 篇 department of el...
1 篇 informatics cent...
1 篇 department of el...
1 篇 technical univer...
1 篇 school of design...
1 篇 department of co...
1 篇 arces university...

作者

2 篇 dehon andré
2 篇 cheung peter y. ...
2 篇 jonathan rose
2 篇 tong jiarong
2 篇 ababei cristinel
2 篇 vaughn betz
2 篇 bazargan kia
2 篇 rose jonathan
2 篇 constantinides g...
2 篇 daněk martin
1 篇 petr honzík
1 篇 rautela deepak
1 篇 karoubalis theod...
1 篇 lee k
1 篇 greene jonathan
1 篇 pohl zdeněk
1 篇 najibi mehrdad
1 篇 lee hg
1 篇 martini filippo
1 篇 subhashis banerj...

语言

71 篇 英文

检索条件"任意字段=ACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005"

共 71 条记录，以下是21-30 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Enabling a realtime solution for neuron detection with reconfigurable hardware

Enabling a realtime solution for neuron detection with recon...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Cordes, Ben Dy, Jennifer Leeser, Miriam Goebel, James Dept. of Electrical and Computer Engineering Northeastern University Boston MA Neural Arts Inc. Decatur GA

fpgas provide a speed advantage in processing for embedded systems, especially when processing is moved close to the sensors. Perhaps the ultimate embedded system is a neural prosthetic, where probes are inserted into the brain and recorded electrical activity is analyzed to determine which neurons have fired. In turn, this information can be used to manipulate an external device such as a robot arm or a computer mouse. To make the detection of these signals possible, some baseline data must be processed to correlate impulses to particular neurons. One method for processing this data uses a statistical clustering algorithm called Expectation Maximization, or EM. In this paper, we examine the EM clustering algorithm, determine the most computationally intensive portion, map it onto a reconfigurable device, and show several areas of performance gain.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

A leakage-aware CAD flow for MTCMOS fpga architectures

A leakage-aware CAD flow for MTCMOS FPGA architectures

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Hassan, H. Anis, M. Elmasry, M. Electrical and Computer Engineering University of Waterloo Waterloo Ont. N2L 3G1

fpgas are witnessing a big increase in their applications, especially with the introduction of state-of-the-art fpgas using nanometer technologies. This has been accompanied with a big increase in power dissipation in fpgas, which forms a road block to the integration of fpgas in several hand-held applications. Motivated by the increase in the percentage of leakage power dissipation to the total power dissipation in modern technologies, this work presents a complete CAD flow to mitigate leakage power dissipation in fpgas. The algorithm is based on a fpga architecture that employs multi-threshold CMOS technology. The flow is based on the VPR flow and it aims to pack and place logic blocks that exhibit similar idleness close to each other so that they can be turned off during their idle time. The flow is tested with a CMOS 0.13μm dual-vth technology and achieved an average power saving of 22%.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Exploration of heterogeneous reconfigurable architectures

Exploration of heterogeneous reconfigurable architectures

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Smith, Alastair M. Constantinides, George A. Cheung, Peter Y. K. Department of Electrical and Electronic Engineering Imperial College London United Kingdom

The purpose of this paper is to detail the method and findings of an architectural exploration of mixed granularity field programmable gate arrays (fpgas). The work carried out for the purposes of this study involves the creation of an analytical framework within which a set of benchmark circuits can be studied. The idea is to maximise the performance over all benchmark circuits by choosing an optimal set of silicon cores to be placed within a given area constraint. When connected with flexible configurable routing, these cores should together be capable of performing any one of the benchmark circuits. In this paper the problem is cast as a formal optimisation, and solved using existing optimisation tools. Any multiplication or memory operation is allowed to be implemented either by configuring fine-grain resources, or by using specialised functional units such as those found in a Xilinx Virtex 2 fpga. The design space is explored by examining the tradeoffs between area, speed and flexibility. The architectures generated are contrasted to commercial architectures with fixed ratios of functional units and, in addition, a sensitivity analysis is performed to see how the results are affected by the archtectural parameters of the problem.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Choice of base revisited: Higher radices for fpga-based floating-point computation

Choice of base revisited: Higher radices for FPGA-based floa...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Catanzaro, Bryan C. Nelson, Brent E. Department of Electrical and Computer Engineering Brigham Young University Provo UT 84602

The general computing world settled on radix 2 floating point representations over three decades ago. The analyses which led to this choice were all based on the underlying premise that the goal of a floating-point representation is to maximize numerical accuracy per bit of data. However, the unique nature of fpga-based computations makes numerical accuracy per unit of fpga resources a more important measure by which to judge the usefulness of a given floating point representation. Due to the high cost of shifters as implemented on fpgas, higher radix floating-point representations are uniquely suited to fpga-based computations, especially high precision calculations which require the support of denormalized numbers. Higher radix representations use fpga resources more efficiently. For example, a radix 16 adder requires 20% less LUTs than its radix 2 counterpart, while delivering equal worst-case and better average case numerical accuracy.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Prototyping globally Asynchronous locally synchronous circuits on commercial synchronous fpgas

Prototyping globally Asynchronous locally synchronous circui...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Najibi, Mehrdad Saleh, Kamran Naderi, Mohsen Pedram, Hossein Sedighi, Mehdi 424 Hafez Ave. Tehran 15785 Iran

This paper introduces a methodology for prototyping Globally Asynchronous Locally Synchronous (GALS) circuits on synchronous commercial fpgas. A library of required elements for implementing GALS circuits is proposed and general design considerations to successfully implement a GALS circuit on fpga are discussed. The library includes clock generators and arbiters, and different port controllers. Different implementations of these circuits and their advantages and disadvantages are explored. At the end we present a GALS Reed-Solomon decoder as a practical example. The results show that the GALS approach improves the performance of the circuit by 11% and reduces the power consumption by 18.7% to 19.6% considering different error rates. On the other hand, the area of the circuit is increased by 51% which is acceptable considering that a pure synchronous circuit including a central controller is decomposed to generate GALS system and 29% of this overhead belongs to distributing controller in different modules. Deploying better decomposition methods can reduce this overhead substantially.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Combining low-leakage techniques for fpga routing design 05

Combining low-leakage techniques for FPGA routing design

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Lodi, Andrea Ciccarelli, Luca Giansante, Roberto ARCES University of Bologna Bologna Italy

ISBN: (纸本)9781595930293

Reconfigurable architectures are well suited for wireless applications since they provide high performance computation together with the capability to adapt to changing communication protocols. Moving to 90nm technology and below, fpgas could suffer from leakage energy consumption due to the large number of inactive transistors. We propose to combine super cut-off, body biasing and multi-threshold techniques to reduce the leakage current of programmable interconnections, which give by far the main contribution to static power dissipation. Super cut-off (gate biasing) technique is well suited for high-speed pass-transistors, while body biasing can be adopted for large buffers. On the other hand high threshold transistors can be used where delays are not critical. We show the design of SRAM cells generating the required high swing signals for gate-biased and body-biased transistors without affecting transistor reliability. Compared to a standard design the adoption of a mixed technique reduces routing leakage by more than one order of magnitude with only a 5% increase in switch delay and a 9% in tile area, while with respect to a full dual-threshold approach, delay is reduced by 23%. Copyright 2005 acm.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Dual-Vt fpga design for leakage power reduction

Dual-Vt FPGA design for leakage power reduction

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Kumar, Akhilesh Anis, Mohab Electrical and Computer Engineering University of Waterloo Waterloo Ont. N2L 3G1

Leakage power has been overshadowed by dynamic power minimization techniques in fpgas, and is a growing concern in programmable logic. This paper proposes a dual threshold voltage implementation of the fpga architecture for leakage power reduction. A CAD flow is developed for assigning high threshold voltage to the logic elements within the logic blocks of the fpga for leakage power reduction. The CAD flow ensures that all the logic blocks remain identical with respect to the number of high and low threshold voltage logic elements that each logic block contains. This CAD flow leads to a dual threshold voltage implementation for the fpga architecture. Results indicate that over 95% of the logic elements in the fpga can be assigned high threshold voltage. On an average leakage savings of 60% and up to 70% for some benchmarks can be achieved. The proposed CAD flow forms a basis on which other dual threshold voltage implementations of fpga can be evaluated. We investigate the design trade-offs between the ratio of the number of high and number of low-Vt logic elements in a cluster and the leakage savings. We also investigate the impact of cluster size on leakage savings for the dual threshold voltage implementation.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

A petri-net based pre-runtime scheduler for dynamically self-reconfiguration of fpgas

A petri-net based pre-runtime scheduler for dynamically self...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Eskinazi, Remy De Lima, Manoel E. Maciel, Paulo R. M. Valderrama, Carlos A. Filho, Abel G. Nascimento, Paulo S. B. Polytechnic School University of the State of Pernambuco Informatics Center Computer Engineering Group Federal University of Pernambuco

Dynamically Reconfigurable Systems (DRS) offer a very interesting alternative for embedded digital systems design. Tasks scheduling within a reconfigurable environment allows the development of systems with better execution performance, chip area economy and lower power consumption. This paper describes a Petri Net based methodology for the design of dynamically reconfigurable systems, where tasks scheduling has as prime objective the best temporal performance of the overall application. The methodology includes the generation of an embedded controller supporting the scheduling process in the target architecture.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Efficient utilization of heterogeneous routing resources for fpgas

Efficient utilization of heterogeneous routing resources for...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Rautela, Deepak Katti, Rajendra Department of Electrical and Computer Engineering North Dakota State University Fargo ND 58105

The routing resources available in recent fpga architectures (e.g., Xilinx Virtex-II) are very different from the older generation of fpgas (e.g., Xilinx XC4000). The latest fpga architectures have heterogeneous routing resources which include directly driven wires of different lengths and connectivity. Most of the fpga routing algorithms have been implemented on XC4000 style architectures and not much work has been reported for architectures with directly driven heterogeneous routing resources. Since routing resources in fpgas are fixed, it is very important for the routing algorithms to fully exploit the potential of new routing architectures. fpga routing architectures are usually represented as a routing resource graph (RRG). The construction of RRG to accurately model all the routing resources of current fpga architectures is not a trivial task. In this paper we present a simplified scheme to build the RRG for fpga architectures with heterogeneous routing resources. Using our RRG construction scheme we have built a routability driven detailed fpga router named "Bison". We also present a dynamic weight update based heuristic which we have incorporated into the router, so that efficient utilization of routing resources can be achieved.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

An integrated framework for the high level design of high performance signal processing circuits on fpgas

An integrated framework for the high level design of high pe...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Benkrid, K. Belkacemi, S. School of Computer Science Queen's University of Belfast Belfast BT7 1NN United Kingdom

This paper proposes an integrated framework for the high level design of high performance signal processing algorithms' implementations on fpgas. The framework emerged from a constant need to rapidly implement increasingly complicated algorithms on fpgas while maintaining the high performance needed in many real time digital signal processing applications. This is particularly important for application developers who often rely on iterative and interactive development methodologies. The central idea behind the proposed framework is to dynamically integrate high performance structural hardware description languages with higher level hardware languages in other to help satisfy the dual requirement of high level design and high performance implementation. The paper illustrates this by integrating two environments: Celoxica's Handel-C language, and HIDE, a structural hardware environment developed at the Queen's University of Belfast.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共8页 << < 1 2 3 4 5 6 7 8 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：