检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

71 篇 会议

馆藏范围

71 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

51 篇 工学
- 51 篇 计算机科学与技术...
- 41 篇 软件工程
- 20 篇 电子科学与技术（可...
- 18 篇 信息与通信工程
- 13 篇 电气工程
- 12 篇 控制科学与工程
- 7 篇 动力工程及工程热...
- 3 篇 仪器科学与技术
- 2 篇 机械工程
- 1 篇 光学工程
- 1 篇 冶金工程
- 1 篇 生物医学工程（可授...
27 篇 理学
- 23 篇 数学
- 6 篇 物理学
- 4 篇 统计学（可授理学、...
14 篇 管理学
- 12 篇 管理科学与工程(可...
- 12 篇 工商管理
- 2 篇 图书情报与档案管...
3 篇 经济学
- 3 篇 应用经济学

主题

42 篇 field programmab...
2 篇 routing
2 篇 embedded systems
2 篇 logic module
2 篇 fpga
1 篇 low-energy fpga ...
1 篇 programmable log...
1 篇 very long instru...
1 篇 placement
1 篇 arrays
1 篇 fpga power measu...
1 篇 mapping
1 篇 field programmab...
1 篇 high-level power...

机构

2 篇 philips research...
2 篇 dept. of cs 256-...
2 篇 state key lab of...
2 篇 electrical and c...
2 篇 network applianc...
2 篇 university of wa...
1 篇 electrical engin...
1 篇 mentor graphics ...
1 篇 centre for high ...
1 篇 indian institute...
1 篇 computer systems...
1 篇 altera
1 篇 xidian univ micr...
1 篇 department of el...
1 篇 informatics cent...
1 篇 department of el...
1 篇 technical univer...
1 篇 school of design...
1 篇 department of co...
1 篇 arces university...

作者

2 篇 dehon andré
2 篇 cheung peter y. ...
2 篇 jonathan rose
2 篇 tong jiarong
2 篇 ababei cristinel
2 篇 vaughn betz
2 篇 bazargan kia
2 篇 rose jonathan
2 篇 constantinides g...
2 篇 daněk martin
1 篇 petr honzík
1 篇 rautela deepak
1 篇 karoubalis theod...
1 篇 lee k
1 篇 greene jonathan
1 篇 pohl zdeněk
1 篇 najibi mehrdad
1 篇 lee hg
1 篇 martini filippo
1 篇 subhashis banerj...

语言

71 篇 英文

检索条件"任意字段=ACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005"

共 71 条记录，以下是41-50 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

64-bit floating-point fpga matrix multiplication 05

64-bit floating-point FPGA matrix multiplication

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Dou, Yong Vassiliadis, S. Kuzmanov, G.K. Gaydadjiev, G.N. National Laboratory for Parallel and Distributed Processing Changsha 410073 China Computer Engineering EEMCS TU Delft P.O. Box 5031 2600 GA Delft Netherlands

ISBN: (纸本)9781595930293

We introduce a 64-bit ANSI/IEEE Std 754-1985 floating point design of a hardware matrix multiplier optimized for fpga implementations. A general block matrix multiplication algorithm, applicable for an arbitrary matrix size is proposed. The algorithm potentially enables optimum performance by exploiting the data locality and reusability incurred by the general matrix multiplication scheme and considering the limitations of the I/O bandwidth and the local storage volume. We implement a scalable linear array of processing elements (PE) supporting the proposed algorithm in the Xilinx Virtex II Pro technology. Synthesis results confirm a superior performance-area ratio compared to related recent works. Assuming the same fpga chip, the same amount of local memory, and the same I/O bandwidth, our design outperforms related proposals by at least 1.7X and up to 18X consuming the least reconfigurable resources. A total of 39 PEs can be integrated into the xc2vp125-7 fpga, reaching performance of, e.g., 15.6 GFLOPS with 1600 KB local memory and 400 MB/s external memory bandwidth. Copyright 2005 acm.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Design, layout and verification of an fpga using automated tools 05

Design, layout and verification of an FPGA using automated t...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Kuon, Ian Egier, Aaron Rose, Jonathan Department of Electrical and Computer Engineering University of Toronto Toronto Ont. M5S 3G4 Canada

ISBN: (纸本)9781595930293

Creating a new fpga is a challenging undertaking because of the significant effort that must be spent on circuit design, layout and verification. It currently takes approximately 50 to 200 person years from architecture definition to tape-out for a new fpga family. Such a lengthy development time is necessary because the process is primarily done manually. Simplifying and shortening the design process would be advantageous since it could reduce the time to market for new fpgas while also enhancing architecture explorations. One way to accomplish this is through automation and, in this paper, we describe our efforts to automate the entire process by making use of a previously developed set of tools that assist in the creation of the repeatable fpga tile [25]. Our aim is to demonstrate the feasibility of a CAD flow that uses an input fpga architecture description to generate a layout that can be sent for fabrication. We prove the feasibility of this proposition by actually designing and fabricating a complete fpga. Initial functional testing of the fpga appears promising but is inconclusive at this time. Through this architecture to layout process, we investigate the issues that are faced in the architecture selection, circuit design, layout and verification of such an automatically produced fpga. We found that there are significant savings in design time. As well, we demonstrate that we can produce a layout using automated tools that is only 36% larger than a commercial fpga device layout. Given the significant time savings and the relatively minor area penalty, we feel that this work demonstrates that automated layout of fpgas is practical and advantageous. Copyright 2005 acm.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Firm-core virtual fpga for just-in-time fpga compilation

Firm-core virtual FPGA for just-in-time FPGA compilation

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Lysecky, Roman Miller, Kris Vahid, Frank Vissers, Kees Department of Computer Science and Engineering University of California Riverside Riverside CA 92521

Just-in-time (JIT) compilation has been used in many applications to enable standard software binaries to execute on different underlying processor architectures, yielding software portability benefits. We previously introduced the concept of a standard hardware binary to achieve similar portability benefits for hardware, using a JIT compiler to compile the hardware binary to an fpga. Our JIT compiler includes lean versions of technology mapping, placement, and routing algorithms that implement the standard hardware binary on a simple custom fpga fabric designed specifically for JIT compilation. While directly implementing a custom fpga fabric on silicon may be feasible for some applications, we investigated the option of implementing the simple fpga fabric as a circuit mapped to a physical fpga - a virtual fpga. We described our simple fabric in structural VHDL, synthesized the fabric onto a Xilinx Spartan-IIE fpga, and mapped 18 benchmark circuits onto the resulting virtual fpga. Our results show a 6X decrease in performance and a 100X increase in hardware resource usage for the virtual fpga approach compared to mapping the circuits directly to the physical fpga. For applications in which hardware portability is essential, a designer could leverage the large capacity of current commercially available fpgas to implement a virtual fpga with tens of thousands of configurable gates, providing about the same amount of configurable logic as fpgas produced in the mid 1990s. Nevertheless, the large overheads clearly indicate the need to develop a virtual fpga approach tuned to physical fabrics in order to reduce the overhead.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Sparse matrix-vector multiplication on fpgas 05

Sparse matrix-vector multiplication on FPGAs

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Zhuo, Ling Prasanna, Viktor K. Department of Electrical Engineering University of Southern California Los Angeles CA 90089-2560 United States

ISBN: (纸本)9781595930293

Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering applications. The poor data locality of sparse matrices significantly reduces the performance of SpMXV on general-purpose processors, which rely heavily on the cache hierarchy to achieve high performance. The abundant hardware resources on current fpgas provide new opportunities to improve the performance of SpMXV. In this paper, we propose an fpga-based design for SpMXV. Our design accepts sparse matrices in Compressed Row Storage format, and makes no assumptions about the sparsity structure of the input matrix. The design employs IEEE-754 format double-precision floating-point multipliers/adders, and performs multiple floating-point operations as well as I/O operations in parallel. The performance of our design for SpMXV is evaluated using various sparse matrices from the scientific computing community, with the Xilinx Virtex-II Pro XC2VP70 as the target device. The MFLOPS performance increases with the hardware resources on the device as well as the available memory bandwidth. For example, when the memory bandwidth is 8 GB/s, our design achieves over 350 MFLOPS for all the test matrices. It demonstrates significant speedup over general-purpose processors particularly for matrices with very irregular sparsity structure. Besides solving SpMXV problem, our design provides a parameterized and flexible tree-based design for floating-point applications on fpgas. Copyright 2005 acm.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Accelerating mutual information-based 3D medical image registration with an fpga computing platform

Accelerating mutual information-based 3D medical image regis...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Li, Jianchun Papachristou, Christos Shekhar, Raj Department of Electrical Engineering and Computer Science Case Western Reserve University Cleveland OH 44106 Department of Radiology University of Maryland Baltimore MD 21201

Mutual information-based 3D image Registration algorithm is shown to be an accurate, robust and more general registration method for medical image processing. However, its potential application in clinic is jeopardized by its high computational costs. Like many other 3D imaging algorithms, 3D registration needs to process vast amount of image data. The intrinsic computing characteristics of the mutual information-based registration algorithm make it even more difficult to manage and cache the input data. In this paper, we introduce our fpga-based computing platform and detail its application in accelerating the mutual information-based 3D image registration. This platform is designed to accelerate a series of 3D medical imaging algorithms dominated by local operations. It is a System-on-Chip (SoC) architecture with an intelligent data caching system for efficient data fetching and buffering. A reconfigurable multi-pipeline execution unit in the platform is designed to perform high-speed parallel computation. This unit can be customized according to different algorithm requirements to achieve high performance. The simulation results for accelerating the mutual information based registration with our platform show that a speed-up of about 30 can be achieved when compared to a single-CPU computer. Moreover, the platform can be easily reconfigured to accelerate other 3D medical imaging algorithms.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

A constant array multiplier core generator with dynamic partial evaluation architecture selection

A constant array multiplier core generator with dynamic part...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Yang, Bo Joshi, Nikhil Karri, Ramesh Electrical and Computer Engineering Department Polytechnic University Brooklyn NY

Numerous applications in Digital Signal Processing (DSP), telecommunications, graphics, cryptography and control systems have computations that involve a large number of multiplications of one variable with one or several constants. In this paper, we present a constant array multiplier core generator using dynamic partial evaluation. The proposed constant array multiplier core generator combines a new partial evaluation method named Full Complement Recoding with Booth's recoding and the straightforward partial evaluation method. Based on the number of 0s, the number of runs that have more than two consecutive 1s and the total number of 1s in all the runs in the constant operand, the proposed multiplier core generator selects one of the three partial evaluation methods to construct a partial evaluation architecture and generate an efficient Hardware Description Language (HDL) code that can be used as a design component. The constant multiplier core generated by the Xilinx CORE Generator™ system does not provide the optimized constant multipliers for a large number of cases. When implemented using Xilinx fpga Virtex II device, the average area saving and delay improvement of the constant multiplier generated by proposed core generator is 70% and 36% compared to the 55% and 15% of constant multipliers generated by Xilinx CORE Generator™ system.

关键词： arrays

来源：评论

学校读者我要写书评

暂无评论

Energy-efficient fpga interconnect architecture design

Energy-efficient FPGA interconnect architecture design

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Krishnan, Rohini Meijer, R.I.M.P. Guillaume, Durand Philips Research Laboratories Eindhoven Netherlands Intel Corporation United States

In this work, the design of an energy-efficient fpga interconnect architecture has been investigated. It concerns a dual-supply solution, where the logic blocks are powered by a nominal voltage supply and the interconnect part is powered by a reduced voltage supply. The behaviour of a fully-buffered, a fully pass-transistor based and a hybrid buffer and pass-transistor architecture has been investigated over a range of power supply voltages. It is found that there exists an optimal ratio between the number of pass-transistor and tri-state buffer switches depending on the load and power supply involved. By reducing the signal voltage swing on the interconnect, the need for a fully tri-state buffer-based interconnect is eliminated, thus saving valuable area and power. Through benchmark studies, it is confirmed that using an optimal composite of pass-transistor and tri-state buffer switches operating at a reduced power supply can meet the same speed as compared to the full-swing scenario at a much lower power consumption. An average reduction in power-delay of 4.4x for low-load critical paths and 2.7x for high-load critical paths is achieved using buffer receivers. Using levelshifter receivers, an average reduction in power-delay of 4.7x for low-load critical paths and 2.8x for high-load critical paths is obtained. It is also found that due to partially replacing tri-state buffers by pass-transistor switches and inspite of using levelshifters, we can save up to a factor of 4x in interconnect area as compared to fully-buffered architectures. The results have been validated over various benchmarks in a 0.1 μm CMOS technology.

关键词： field programmable gate arrays

来源：评论

学校读者我要写书评

暂无评论

Improving fpga Performance with a S44 LUT Structure 18

Improving FPGA Performance with a S44 LUT Structure

引用

acm/sigda international symposium on field-programmable gate arrays (fpga)

作者： Feng, Wenyi Greene, Jonathan Mishchenko, Alan Microsemi Corp SOC Prod Grp San Jose CA 95134 USA Univ Calif Berkeley Dept EECS Berkeley CA 94720 USA

ISBN: (纸本)9781450356145

fpga performance depends in part on the choice of basic logic cell. Previous work dating back to 1999-2005 found that the best look-up table (LUT) sizes for area-delay product are 4-6, with 4 better for area and 6 for performance. Since that time several things have changed. A new "LUT structure" mapping technique can target cells with a larger number of inputs (cut size) without assuming that the cell implements all possible functions of those inputs. We consider in particular a 7-input function composed of two tightly-coupled 4-input LUTs. Changes in process technology have increased the relative importance of wiring delay and configuration memory area. Finally, modern benchmark applications include carry chains, math and memory blocks. Due to these changes, we show that mapping to a 7-input LUT structure can approach the performance of 6-input LUTs while retaining the area and static power advantage of 4-input LUTs.

关键词： placement mapping routing fpga logic module

来源：评论

学校读者我要写书评

暂无评论

SMPS: An fpga-based prototyping environment for multiprocessor embedded systems

SMPS: An FPGA-based prototyping environment for multiprocess...

引用

acm/sigda thirteenth acm international symposium on field programmable gate arrays - fpga 2005

作者： Mathur, Ankit Agarwal, Mayank Mitra, Soumyadeb Gangwar, Anup Balakrishnan, M. Banerjee, Subhashis Network Appliance Bangalore India Department of Computer Science University of Illinois Urbana-Champaign Department of Computer Science and Engineering Indian Institute of Technology Delhi India

Streaming media applications represent an important class of applications for embedded systems. Recent advances in design-space exploration of architectures for such applications have pointed towards the suitability of Multiprocessor System on Chip (SoC) solutions. Multiprocessor SoCs not only offer higher performance, but can also lead to solutions which are cheaper cost wise. A typical synthesis methodology for such architectures would require a validation stage at the end of final system integration. The wide availability of cheap and large fpga devices, advances in automatic synthesis from VHDL/Verilog and abundance of high performance computing platforms enables the design of a generic validation system for such Multiprocessor SoCs. In this paper we present the design and implementation of Srijan Multiprocessor Prototyping System (SMPS). SMPS is a system for rapid prototyping and validation of single chip application specific multiprocessor systems. The individual computing elements are RISC processors, coprocessors which lie in the processor pipeline, and ASICs which connect directly to system bus. The system is a tightly coupled multiprocessor with shared memory and shared address space. A Real-time Operating System (RTOS) provides task scheduling and access to shared resources. The system is presented as a parameterized VHDL based on the open source Sparc∼V8 compliant LEON processor and a homegrown light-weight RTOS, RtKer-MP. The entire VHDL is configurable using a GUI, has support for cache coherency, choice of arbitration policy and easy integration of custom processing engines. RtKer-MP allows for a pluggable scheduler, dynamic and static scheduling policies, static and dynamic task migrations domains and variable interruption frequencies for separate processors. The pluggable scheduler interface allows for quick exploration of various scheduling policies for a feedback to the estimation systems.

关键词： Embedded systems

来源：评论

学校读者我要写书评

暂无评论

Analysis of the effect of LUT size on fpga area and delay using theoretical derivations

Analysis of the effect of LUT size on FPGA area and delay us...

引用

6th international symposium on Quality Electronic Design

作者： Gao, HX Yang, YT Ma, XH Dong, G Xidian Univ Microelect Inst Xian 710071 Peoples R China

ISBN: (纸本)0769523013

Based on architecture analysis of island-style fpga, area and delay models of LUT fpga are proposed. The effect of LUT size on fpga area and performance is studied. Results show optimal L UT size conclusion from computation models is same as that of experiments. A LUT size of 4 produces the best area results. A LUT size of 5 provides the better performance.

关键词： field programmable gate arrays (fpga)

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共8页 << < 1 2 3 4 5 6 7 8 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：