检索结果-内蒙古大学图书馆

Proceedings of the 3rd international Workshop on hardware/software codesign

作者： Eles, Petru Peng, Zebo Doboli, Alexa Technical Univ of Timisoara Romania

This paper deals with the problems of system-level specification and partitioning in hardware/software co-design. It first discusses the implication of using VHDL as an implementation-independent specification language. A message passing communication mechanism is proposed to relax the strict synchronization imposed by the simulation-based semantics of VHDL. A partitioning technique is then described which is used to partition the VHDL specification into a hardware part and a software part. The partitioning is carried out during the compilation process of VHDL into a design representation which identifies the hardware/software boundary, while capturing hardware and software in a uniform way to allow efficient co-synthesis of both parts. The VHDL compiler and the partitioning algorithm function as the front end of a hardware/software co-synthesis environment which is built on the design representation.

关键词： Computer hardware description languages

来源：评论

学校读者我要写书评

暂无评论

Case study in computer-aided codesign of embedded controllers

Case study in computer-aided codesign of embedded controller...

引用

Proceedings of the 3rd international Workshop on hardware/software codesign

作者： Lavagno, L. Chiodo, M. Giusto, P. Jurecska, A. Hsieh, H. Yee, S. Sangiovanni-Vincentelli, A. Suzuki, K. Politecnico di Torino Torino Italy

With our codesign system, POLIS, we have specified and implemented a real-life design: a shock absorber controller. Through this experiment, we have shown the possibility of using such a system to design complex applications and to speed up the design cycle dramatically. All aspects of the design process are closely scrutinized including high level language translation and automatic hardware and software synthesis. We analyze different software implementation styles and draw some conclusions about our design process.

关键词： Computer aided design

来源：评论

学校读者我要写书评

暂无评论

Redesigning hardware-software systems

Redesigning hardware-software systems

引用

Proceedings of the 3rd international Workshop on hardware/software codesign

作者： Nunes Coelho Jr., Claudionor Yang, Chih-Yuan Jerry Mooney, Vincent De Micheli, Giovanni Stanford Univ Stanford United States

During the life cycle of a digital reactive real-time system implemented as a hardware-software board or chip, some of its components must be redesigned, either because a refocusing of the product market resulted in a specification change, or because bugs in the specification were found at a later stage of the design. We address the problem of automatically checking if a new version of a specification can utilize a hardware-software implementation of a previous version of the same specification by just changing the software portion of the design. The redesigning strategy we propose is divided into four phases. In the first phase, we check which parts of the specification were changed. In the second phase, we extract timing constraints from the previous hardware implementation that must be satisfied by the new software implementation. Then, we schedule and select the instructions in the software routine such that the timing constraints are observed. Finally, we check if the final implementation satisfies the specification rate constraints of the design. We present an example of a keyboard/mouse device, and we show that the hardware-software synthesis system can be made robust with respect to small changes in the specification.

关键词： Computer hardware description languages

来源：评论

学校读者我要写书评

暂无评论

Adaptation Of Partitioning And High-level synthesis In hardware/software Co-synthesis 94

Adaptation Of Partitioning And High-level Synthesis In Hardw...

引用

IEEE international conference on Computer-Aided Design

作者： J. Henkel R. Ernst U. Holtmann T. Benner Institut für Datenverarbeitungsanlagen Technische Universitäat Braunschweig Brunswick Germany

ISBN: (纸本)9780897916905

Previously, we had presented the system COSYMA for hardware/software co-synthesis of small embedded controllers. Target system of COSYMA is a core processor with application specific co-processors. The system speedup for standard programs compared to a single 33MHz RISC processor solution with fast, single cycle access RAM was typically less than 2 due to restrictions in high-level co-processor synthesis, and incorrectly estimated back end tool performance, such as hardware synthesis, compiler optimization and communication optimization. Meanwhile, a high-level synthesis tool for high-performance co-processors in co-synthesis has been developed. This paper explains the requirements and the main features of the high-level synthesis sytem and its integration into COSYMA. The results show a speedup of 10 in most cases. Compared to the speedup, the co-processor size is very small.

关键词： High level synthesis hardware Coprocessors Costs Reduced instruction set computing Real time systems Clocks Time factors Simulated annealing Communication standards

来源：评论

学校读者我要写书评

暂无评论

Adaptation of partitioning and high-level synthesis in hardware/software co-synthesis

引用

IEEE Transactions on Computer-Aided Design of Integrated Circuits and systems 1994年 96-100页

作者： Henkel, Joerg Ernst, Rolf Holtmann, Ullrich Benner, Thomas Technische Universitaet Braunschweig Braunschweig Germany

Previously, we had presented the system COSYMA for hardware/software co-synthesis of small embedded controllers [ErHeBe93]. Target system of COSYMA is a core processor with application specific co-processors. The system speedup for standard programs compared to a single 33MHz RISC processor solution with fast, single cycle access RAM was typically less than 2 due to restrictions in high-level co-processor synthesis, and incorrectly estimated back end tool performance, such as hardware synthesis, compiler optimization and communication optimization. Meanwhile, a high-level synthesis tool for high-performance co-processors in co-synthesis has been developed. This paper explains the requirements and the main features of the high-level synthesis system and its integration into COSYMA. The results show a speedup of 10 in most cases. Compared to the speedup, the co-processor size is very small.

关键词： Logic design

来源：评论

学校读者我要写书评

暂无评论

HW/SW codesign for embedded telecom systems

HW/SW codesign for embedded telecom systems

引用

IEEE international conference on Computer Design: VLSI in Computers and Processors, (ICCD)

作者： S. Antoniazzi A. Balboni W. Fornaciari D. Sciuto CEFRIEL Milano Italy Central Research Labs CLTE ITALTEL-SIT Milano Italy Dip. Elettronica e Inform Politecnico di Milano Milano Italy

The aim of this paper is to define an approach, tailored for control-oriented applications, to manage system cospecification, high-level partitioning, hw/sw tradeoffs and cosynthesis. Our research effort focuses on fulfilling the goal of linking high-level specifications to efficient and cost-effective hw/sw implementations by investigating techniques such as synchronous cospecification styles, direct machine code generation as well as exploiting the capability of commercial VHDL synthesis tools.< >

关键词： Telecommunications Application specific integrated circuits hardware Design automation Application software Neutron spin echo Joining processes Logic design Microprogramming Project management

来源：评论

学校读者我要写书评

暂无评论

system factorization in codesign: A case study of the use of formal techniques to achieve hardware-software decomposition

System factorization in codesign: A case study of the use of...

引用

Proceedings of the 1993 IEEE international conference on Computer Design: VLSI in Computers & Processors

作者： Bose, Bhaskar Tuna, M. Esen Johnson, Steven D. Indiana Univ Bloomington United States

ISBN: (纸本)0818642300

A major element of codesign is the task of decomposing a design in order to target some of its components to hardware and some to software while maintaining the integrity of the execution model. We illustrate how a previously developed algebraic technique we call system factorization adapts to this notion of decomposition. As an example, we describe how the mechanization of system factorization was used in the formal derivation of an implementation of Hunt's FM9001 microprocessor description using the DDD design derivation system. This case study demonstrates the benefits to system-level design in combining an executable modeling language, its associated formal-reasoning systems, hardware synthesis tools, and a hardware development platform in an integrated prototyping environment.

关键词： Integrated circuit layout

来源：评论

学校读者我要写书评

暂无评论

system factorization in codesign. A case study of the use of formal techniques to achieve hardware-software decomposition

System factorization in codesign. A case study of the use of...

引用

IEEE international conference on Computer Design: VLSI in Computers and Processors, (ICCD)

作者： B. Bose M.E. Tuna S.D. Johnson Computer Science Department Indiana University Bloomington IN USA

A major element of codesign is the task of decomposing a design in order to target some of its components to hardware and some to software while maintaining the integrity of the execution model. We illustrate how a previously- developed algebraic technique which we call 'system factorization', adapts to this notion of decomposition. As an example, we describe how the mechanization of system factorization was used in the formal derivation of an implementation of Hunt's (1992) FM9001 microprocessor description using the DDD (digital design derivation) system. This case study demonstrates the benefits to system-level design in combinational-reasoning systems, hardware synthesis tools, and a hardware development platform in an integrated prototyping environment.< >

关键词： Computer aided software engineering hardware Microprocessors Prototypes Computer science system-level design Very large scale integration software tools NASA Automation

来源：评论

学校读者我要写书评

暂无评论

Specification prototyping of concurrent ADA programs in Dproto

Specification prototyping of concurrent ADA programs in Dpro...

引用

1992 Annual international conference on TRI-Ada, TRI-Ada 1992

作者： Acosta, Ramón D. International Software Systems Inc. 9430 Research Blvd. Echelon IV AustinTX78759 United States

ISBN: (纸本)0897915291

DProto is a computer-aided software engineering (CASE) system for rapidly prototyping concurrent applications. The environment supports codesign and analysis of high-level software and hardware architectures early in the system life cycle. DProto comprises a comprehensive tool set for editing hierarchical dataflow specifications, object-based data modeling, component reuse, resource modeling, user-interface prototyping, software/hardware allocation, interactive simulation, and code generation. This paper concentrates on the methodology and tools in DProto mat support a high-level executable specification language for rapid construction of prototypes and the Ada code generation facility for building target applications. Emphasis is placed on describing the concurrent modeling primitives of the visual specification language and their translation into multitasked Ada for carrying out implementation details. © 1992 acm.

关键词： software prototyping

来源：评论

学校读者我要写书评

暂无评论

synthesis of the hardware/software interface in microcontroller-based systems

Synthesis of the hardware/software interface in microcontrol...

引用

IEEE/acm international conference on Computer-Aided Design - ICCAD '92

作者： Chou, Pai Ortega, Ross Borriello, Gaetano Univ of Washington Seattle WA United States

ISBN: (纸本)0818630108

Microcontroller-based systems require the design of a hardware/software interface that enables software running on the microcontroller to control external devices. This interface consists of the sequential logic that physically connects the devices to the microcontroller and the software drivers that allow code to access the device functions. This paper presents a method for automatically synthesizing this hardware/software interface using a recursive algorithm. Practical examples are used to demonstrate the utility of the method and results indicate that the synthesized circuit and driver code are comparable to that generated by human designers. This new tool will be used by higher-level synthesis tools to evaluate partitionings of a system between hardware and software components.

关键词： Microprocessor chips

来源：评论

学校读者我要写书评

暂无评论

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案：

请选择收藏分类：

通借通还

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：