检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

995 篇 会议
40 篇 期刊文献

馆藏范围

1,035 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

542 篇 工学
- 512 篇 计算机科学与技术...
- 403 篇 软件工程
- 109 篇 电气工程
- 103 篇 电子科学与技术（可...
- 48 篇 信息与通信工程
- 40 篇 控制科学与工程
- 26 篇 机械工程
- 12 篇 建筑学
- 11 篇 动力工程及工程热...
- 7 篇 材料科学与工程（可...
- 6 篇 光学工程
- 6 篇 安全科学与工程
- 5 篇 土木工程
- 4 篇 生物工程
- 3 篇 生物医学工程（可授...
- 2 篇 力学（可授工学、理...
- 2 篇 仪器科学与技术
- 2 篇 化学工程与技术
113 篇 理学
- 68 篇 数学
- 46 篇 系统科学
- 11 篇 物理学
- 8 篇 统计学（可授理学、...
- 4 篇 生物学
67 篇 管理学
- 56 篇 管理科学与工程(可...
- 20 篇 工商管理
- 12 篇 图书情报与档案管...
10 篇 法学
- 6 篇 社会学
- 4 篇 法学
7 篇 艺术学
- 7 篇 设计学（可授艺术学...
5 篇 经济学
- 5 篇 应用经济学
1 篇 医学

主题

207 篇 hardware
113 篇 computer archite...
94 篇 embedded system
67 篇 application soft...
60 篇 embedded systems
60 篇 permission
55 篇 system-on-a-chip
51 篇 computational mo...
48 篇 field programmab...
47 篇 algorithm design...
47 篇 software
41 篇 energy consumpti...
40 篇 costs
37 篇 system-on-chip
34 篇 real time system...
34 篇 space exploratio...
34 篇 embedded softwar...
32 篇 timing
32 篇 high level synth...
31 篇 system-level des...

机构

8 篇 center for embed...
8 篇 department of el...
7 篇 univ calif river...
7 篇 department of co...
6 篇 school of comput...
6 篇 arizona state un...
6 篇 center for embed...
6 篇 institute for in...
5 篇 princeton univ d...
5 篇 school of inform...
5 篇 philips research...
5 篇 university of er...
5 篇 nec laboratories...
4 篇 natl taiwan univ...
4 篇 department of co...
4 篇 politecn torino ...
4 篇 carnegie mellon ...
4 篇 tu braunschweig
4 篇 university of ca...
4 篇 university of do...

作者

9 篇 sri parameswaran
9 篇 ogras umit y.
9 篇 nikil dutt
8 篇 leupers rainer
7 篇 rolf ernst
7 篇 teich juergen
7 篇 robert p. dick
7 篇 parameswaran sri
6 篇 jiang wei
6 篇 dick robert p.
6 篇 dutt nikil
6 篇 mitra tulika
6 篇 rainer leupers
6 篇 andreas gerstlau...
6 篇 jha niraj k.
5 篇 pasricha sudeep
5 篇 gerd ascheid
5 篇 greg stitt
5 篇 jinyu zhan
5 篇 ernst rolf

语言

1,034 篇 英文
1 篇 其他

检索条件"任意字段=ACM International Conference on Hardware/software - Codesign and System Synthesis"

共 1035 条记录，以下是381-390 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

A Real-Time, Energy-Efficient system software Suite for Heterogeneous Multicore Platforms 12

A Real-Time, Energy-Efficient System Software Suite for Hete...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Hung, Shih-Hao Shih, Chi-Sheng Kuo, Tei-Wei Tu, Chia-Heng Chang, Che-Wei Natl Taiwan Univ Grad Inst Networking & Multimedia Taipei 106 Taiwan Natl Taiwan Univ Dept Comp Sci & Informat Engn Taipei 106 Taiwan

ISBN: (纸本)9781450314268

Heterogeneous multicore systems have become the trend for the embedded market due to its advantage of power/performance over traditional designs. However, monitoring the workload, scheduling the tasks, and managing the energy consumption to enable energy-efficient, real-time applications are increasingly challenging on such systems as both the applications and systems become complex. In this paper, we introduce a comprehensive approach to address the key problems and accelerate the design of a heterogeneous multicore embedded system by providing a suite of energy-aware system software with tightly coupled real-time support and performance/power modeling facilities. We start with a rapid full system modeling/simulation framework to characterize the application workload, design energy-saving algorithms, and verify if performance requirements are met by hardware specifications during the early design stage. With special considerations on today's multicore embedded systems, we developed several key components and integrated them as a system software suite: a portable, efficient library to support inter-core communications and multicore programming, a lightweight kernel for dynamically monitoring and sharing the workload among the processor cores, and a dynamic voltage and frequency scaling scheme to adjust the setting of the processors to save energy. The system software has been implemented on the PAC Duo system as a case study, with experimental results to demonstrate the effectiveness of the proposed approach. This paper discusses the novel techniques included in this system software and shares the lessons that we have learned from this work.(1)

关键词： Multicore emulator inter-core communication library load sharing kernel energy saving algorithm

来源：评论

学校读者我要写书评

暂无评论

A Testbench Specification Language for systemC Verification 12

A Testbench Specification Language for SystemC Verification

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Di Guglielmo, Giuseppe Pravadelli, Graziano Univ Verona I-37100 Verona Italy

ISBN: (纸本)9781450314268

Testing of embedded systems, operating in the real environment, is generally performed by using an industrial test bench that stimulates the system through sensors and human-machine interfaces. The test bench provides the engineers with a set of tools for reproducing the environmental conditions which may affect the system. On the contrary, a different approach is adopted at the early stages of the design flow, when system level languages, like systemC, are used to describe the functionality of the design. At this level, stimuli for testing the design are traditionally generated in a random or statistical way, which makes more difficult to capture well-specific behaviors of the considered environment, thus decreasing the effectiveness and the efficiency of the verification. This is particularly evident for dynamic assertion-based verification where, to avoid vacuous passes of assertions, stimuli must reflect specific scenarios to activate the assertions. In this work, we propose a graphical framework to automatically generate stimuli, particularly suited to be used for dynamic ABV of embedded SW. The framework relies on the definition of a Testbench Specification Language (TSL) that allows to formally capture the behavior of the real environment where embedded SW is intended to be executed, i.e., how input values evolve on time intervals. Then, the framework allows to automatically synthesize TSL descriptions into systemC-based stimuli generators, which exploit and extend the functionality of the systemC Verification Library.

关键词： Testbench Specification Language Embedded software Stimuli Generation systemC Verification Library

来源：评论

学校读者我要写书评

暂无评论

The Roce-Bush Router: A Case for Routing-centric Dimensional Decomposition for Low-latency 3D NoC Routers 12

The Roce-Bush Router: A Case for Routing-centric Dimensional...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Salas, Miguel Pasricha, Sudeep Intel Corp Ft Collins CO USA Colorado State Univ Dept Elect & Comp Engn Ft Collins CO 80523 USA

ISBN: (纸本)9781450314268

As 3D system-On-Chips (SoCs) come ever closer to becoming the standard for high performance ICs, 3D Networks on Chips (NoCs) have emerged as a key component in meeting performance constraints and ensuring power-efficiency. Among the proposed 3D router architectures, dimensionally-decomposed routers are widely accepted as an efficient solution to deal with the increased port count and the accompanying exponential power and area increases. All decompositions proposed thus far have however been dimensionally static, that is, they have set in stone a particular bias among the three dimensions. This paper presents a novel router with a routing-centric decomposition and virtual channel buffer sharing called the Roce-Bush router. To our knowledge, this is the first work that integrates routing-awareness in the context of dimensional decomposition and buffer resource allocation for NoC routers. Experimental results involving RTL level implementations of our router and synthesis at 45nm show that compared to a dimensional-agnostic decomposed router, the Roce-Bush router can achieve up to 14% better performance and 5% lower power.

关键词： Network-on-chips NoCs system-on-chips 3D ICs router architecture

来源：评论

学校读者我要写书评

暂无评论

synthesis of Custom Networks of Heterogeneous Processing Elements for Complex Physical system Emulation 12

Synthesis of Custom Networks of Heterogeneous Processing Ele...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Huang, Chen Miller, Bailey Vahid, Frank Givargis, Tony Univ Calif Riverside Dept Comp Sci & Engn Riverside CA 92521 USA Univ Calif Irvine Ctr Embedded Comp Syst Irvine CA USA

ISBN: (纸本)9781450314268

Physical system models that consist of thousands of ordinary differential equations can be synthesized to field-programmable gate arrays (FPGAs) for highly-parallelized, real-time physical system emulation. Previous work introduced synthesis of custom networks of homogeneous processing elements, consisting of processing elements that are either all general differential equation solvers or are all custom solvers tailored to solve specific equations. However, a complex physical system model may contain different types of equations such that using only general solvers or only custom solvers does not provide all of the possible speedup. We introduce methods to synthesize a custom network of heterogeneous processing elements for emulating physical systems, where each element is either a general or custom differential equation solver. We show average speedups of 45x over a 3 GHz single-core desktop processor, and of 11x and 20x over a 3 GHz four-core desktop and a 763 MHz NVIDIA graphical processing unit, respectively. Compared to a commercial high-level synthesis tool including regularity extraction, the networks of heterogeneous processing elements were on average 10.8x faster. Compared to homogeneous networks of general and single-type custom processing elements, heterogeneous networks were on average 7x and 6x faster, respectively.

关键词： Real-time emulation field-programmable gate array (FPGA) ordinary differential equation (ODE) solving physical models cyber-physical systems differential equation synthesis high-level synthesis system-level synthesis processing elements

来源：评论

学校读者我要写书评

暂无评论

Automatic Extraction of Multi-Objective Aware Pipeline Parallelism Using Genetic Algorithms 12

Automatic Extraction of Multi-Objective Aware Pipeline Paral...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Cordes, Daniel Engel, Michael Marwedel, Peter Neugebauer, Olaf TU Dortmund Univ Dortmund Germany Informat Centrum Dortmund EV Dortmund Germany

ISBN: (纸本)9781450314268

The development of automatic parallelization techniques has been fascinating researchers for decades. This has resulted in a significant amount of tools, which should relieve the designer from the burden of manually parallelizing an application. However, most of these tools only focus on minimizing execution time which drastically reduces their applicability to embedded devices. It is essential to find good trade-offs between different objectives like, e.g., execution time, energy consumption, or communication overhead, if applications should be parallelized for embedded multiprocessor system-on-chip (MPSoC) devices. Another important aspect which has to be taken into account is the streaming-based structure found in many embedded applications such as multimedia and network services. The best way to parallelize these applications is to extract pipeline parallelism. Therefore, this paper presents the first multi-objective aware approach exploiting pipeline parallelism automatically to make it most suitable for resource-restricted embedded devices. We have compared the new pipeline parallelization approach to an existing task-level extraction technique. The evaluation has shown that the new approach extracts very efficient multi-objective aware parallelism. In addition, the two approaches have been combined and it could be shown that both approaches perfectly complement each other.

关键词： Automatic Parallelization Embedded software Genetic Algorithms Multi-Objective Pipeline Parallelism Energy

来源：评论

学校读者我要写书评

暂无评论

HyCoS: Hybrid Compiled Simulation of Embedded software with Target Dependent Code 12

HyCoS: Hybrid Compiled Simulation of Embedded Software with ...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Wang, Zhonglei Henkel, Joerg Karlsruhe Inst Technol Chair Embedded Sytems D-76131 Karlsruhe Germany

ISBN: (纸本)9781450314268

Source-Level Simulation (SLS) has become a de-facto standard technique for fast simulation of embedded software. The basic idea of SLS is to generate software simulation models by annotating low-level timing information in to application source code. The obtained source-level simulation models provide a good alternative to traditional Instruction Set Simulators (ISS) for system-level design space exploration of complex embedded systems. However, the generation of source-level simulation models requires the source code to be available, and therefore, it is not applicable to software that contains target dependent code (e.g. inline assembler and pre-compiled library functions). Since target dependent code is often used in embedded software development, this problem strongly limits the applicability of SLS. To overcome this limitation, we propose for the first time a novel hybrid compiled simulation approach called HyCoS that takes advantage of SLS and provides support for target dependent code by incorporating an instruction-level compiled simulation technique. A major challenge to be addressed in the hybrid simulation is the implementation of synchronization and communication between code simulated at different abstraction levels, in order to achieve functional correctness. In addition, it is also crucial to improve estimation accuracy. In this paper we present novel methods for these goals. Experimental results show that, compared to an ISS, HyCoS achieves an average simulation speed of 464 MIPS on a normal desktop computer, 128.0x faster than a standard ISS while achieving comparable accuracy. Even in comparison to fast instruction-level compiled simulation, it also achieves a speedup of up to 4.2x. We also use a multimedia application to demonstrate the efficiency of our approach that is especially beneficial in complex multiprocessor simulation.

关键词： Hybrid compiled simulation source-level simulation system level design embedded systems

来源：评论

学校读者我要写书评

暂无评论

A MDD Methodology for Specification of Embedded systems and Automatic Generation of Fast Configurable and Executable Performance Models 12

A MDD Methodology for Specification of Embedded Systems and ...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Herrera, Fernando Posadas, Hector Penil, Pablo Villar, Eugenio Ferrero, Francisco Valencia, Raul Univ Cantabria ETSIIT Av Castros Sn Santander Santander 39009 Spain SAU GMV Aerosp & Def E-28760 Tres Cantos Spain

ISBN: (纸本)9781450314268

This paper presents the COMPLEX UML/MARTE modeling methodology and its related framework for automatic generation of executable performance models. The modeling methodology supports Model-Driven Development (MDD), required by industrial flows, and a novel set of modeling features specifically suitable for Design Space Exploration (DSE), a crucial design activity. The COMPLEX framework has other advantages for DSE. The COMPLEX tooling enables the automatic generation of an executable and configurable model for fast performance analysis without requiring engineering effort. The COMPLEX tooling automates the production of an easily portable text-based representation of the UML/MARTE model. This representation is read by the underlying simulation infrastructure, which automatically builds a fast performance model supporting the evaluation of different configurations of the system. An important aspect of this performance analysis framework is that it supports a system-level text-based front-end, which is produced from the COMPLEX UML/MARTE model, and which avoids the development of SW implementations, HW refinements, or the implementation of HW/SW interfaces. Moreover, neither code regeneration, nor recompilation is required for any DSE iterations, and thus, the time taken in the exploration is mostly due to model simulation.

关键词： Electronic system-Level (ESL) Design Space Exploration (DSE) Model-Driven Development (MDD) Component-Based Design (CBD) UML MARTE systemC

来源：评论

学校读者我要写书评

暂无评论

Toward codesign in High Performance Computing systems 12

Toward Codesign in High Performance Computing Systems

引用

IEEE/acm international conference on Computer-Aided Design (ICCAD)

作者： Barrett, Richard F. Dosanjh, Sudip S. Heroux, Michael A. Hu, X. S. Parker, S. Shalf, J. Sandia Natl Labs POB 5800 Albuquerque NM 87185 USA Univ Notre Dame Notre Dame IN USA Nvidia Inc Santa Clara CA USA Lawrence Berkeley Natl Lab Berkeley CA USA

ISBN: (纸本)9781450315739

Preparations for exascale computing have led to the realization that computing environments will be significantly different from those that provide petascale capabilities. This change is driven by energy constraints, which has compelled hardware architects to design systems that will require a significant re-thinking of how application algorithms are selected and implemented. The "codesign" principle may offer a common basis for application and system developers as well as architects to work synergistically towards achieving exascale computing. This paper aims to introduce to the embedded system design community the unique challenges and opportunities as well as exciting developments in exascale HPC system codesign. Given the success of adopting codesign practices in the embedded system design area, this effort should be mutually beneficial to both communities.

关键词： hardware/software codesign scientific applications high performance computing parallel architectures

来源：评论

学校读者我要写书评

暂无评论

The system Verification Methodology for advanced TLM verification 12

The System Verification Methodology for advanced TLM verific...

引用

10th acm international conference on hardware/software-codesign and system synthesis, CODES+ISSS 2012, Co-located with 8th Embedded systems Week, ESWEEK 2012

作者： Oliveira, Marcio F.S. Haedicke, Finn Drechsler, Rolf Kuznik, Christoph Le, Hoang M. Ecker, Wolfgang Mueller, Wolfgang Große, Daniel Esen, Volkan C-LAB University of Paderborn 33102 Paderborn Germany Institute of Computer Science University of Bremen 28359 Bremen Germany Cyber-Physical Systems DFKI GmbH 28359 Bremen Germany Infineon Technologies AG 85579 Neubiberg Germany

ISBN: (纸本)9781450314268

The IEEE-1800 systemVerilog [20] system description and verification language integrates dedicated verification features, like constraint random stimulus generation and functional coverage, which are the building blocks of the Universal Verification Methodology (UVM) [3], the emerging standard for electronic systems verification. In this article, we introduce our system Verification Methodology (SVM) as a systemC library for advanced Transaction Level Modeling (TLM) testbench implementation. As such, we first present systemC libraries for the support of verification features like functional coverage and constrained random stimulus generation. Thereafter, we introduce the SVM with advanced TLM support based on systemC and compare it to UVM and related approaches. Finally, we demonstrate the application of our SVM by means of a testbench for a two wheel self-balancing electric vehicle. Copyright 2012 acm.

关键词： Automobile electronic equipment

来源：评论

学校读者我要写书评

暂无评论

synthesis of Communication Schedules for TTEthernet-Based Mixed-Criticality systems 12

Synthesis of Communication Schedules for TTEthernet-Based Mi...

引用

10th acm international conference on hardware/software-codesign and system synthesis

作者： Tamas-Selicean, Domitian Pop, Paul Steiner, Wilfried Tech Univ Denmark DK-2800 Lyngby Denmark TTTech Comptech AG Vienna Austria

ISBN: (纸本)9781450314268

In this paper we are interested in safety-critical distributed systems, composed of heterogeneous processing elements interconnected using the TTEthernet protocol. We address hard real-time mixed-criticality applications, which may have different criticality levels, and we focus on the optimization of the communication configuration. TTEthernet integrates three types of traffic: Time-Triggered (TT) messages, Event-Triggered (ET) messages with bounded end-to-end delay, also called Rate Constrained (RC) messages, and Best-Effort (BE) messages, for which no timing guarantees are provided. TT messages are transmitted based on static schedule tables, and have the highest priority. RC messages are transmitted if there are no TT messages, and BE traffic has the lowest priority. TT and RC traffic can carry safety-critical messages, while BE messages are non-critical. Mixed-criticality tasks and messages can be integrated onto the same architecture only if there is enough spatial and temporal separation among them. TTEthernet offers spatial separation for mixed-criticality messages through the concept of virtual links, and temporal separation, enforced through schedule tables for TT messages and bandwidth allocation for RC messages. Given the set of mixed-criticality messages in the system and the topology of the virtual links on which the messages are transmitted, we are interested to synthesize offline the static schedules for the TT messages, such that the deadlines for the TT and RC messages are satisfied, and the end-to-end delay of the RC traffic is minimized. We have proposed a Tabu Search-based approach to solve this optimization problem. The proposed algorithm has been evaluated using several benchmarks.

关键词： mixed-criticality real-time systems optimization of communication configuration network protocol partitioned architectures TTEthernet

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共104页 << < 35 36 37 38 39 40 41 42 43 44 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：