检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

423 篇 会议
34 篇 期刊文献
8 册 图书
7 篇 学位论文

馆藏范围

472 篇 电子文献
1 种 纸本馆藏

日期分布

学科分类号

378 篇 工学
- 182 篇 电气工程
- 177 篇 计算机科学与技术...
- 146 篇 信息与通信工程
- 108 篇 软件工程
- 59 篇 电子科学与技术（可...
- 28 篇 仪器科学与技术
- 28 篇 控制科学与工程
- 20 篇 光学工程
- 9 篇 材料科学与工程（可...
- 8 篇 测绘科学与技术
- 4 篇 机械工程
- 4 篇 生物医学工程（可授...
- 3 篇 航空宇航科学与技...
- 2 篇 力学（可授工学、理...
- 2 篇 动力工程及工程热...
- 2 篇 生物工程
- 1 篇 建筑学
- 1 篇 土木工程
250 篇 理学
- 163 篇 数学
- 117 篇 物理学
- 39 篇 统计学（可授理学、...
- 5 篇 系统科学
- 2 篇 生物学
- 1 篇 化学
- 1 篇 地球物理学
52 篇 医学
- 50 篇 临床医学
- 2 篇 基础医学(可授医学...
6 篇 管理学
- 6 篇 管理科学与工程(可...
- 4 篇 工商管理
3 篇 经济学
- 3 篇 应用经济学

主题

182 篇 signal processin...
49 篇 digital signal p...
38 篇 image processing
32 篇 signal processin...
29 篇 fourier transfor...
28 篇 time-frequency a...
26 篇 signal to noise ...
24 篇 computer archite...
23 篇 sensors
22 篇 interference (co...
21 篇 very large scale...
21 篇 array processing
19 篇 algorithm develo...
17 篇 matrices
17 篇 hardware
15 篇 parallel process...
15 篇 statistical anal...
14 篇 electronic filte...
13 篇 digital filterin...
13 篇 radar

机构

6 篇 cuny ny 10021 us...
6 篇 univ. of califor...
5 篇 queensland univ....
5 篇 mcmaster univ.
4 篇 univ. of souther...
4 篇 univ of michigan...
3 篇 villanova univ c...
3 篇 univ windsor vls...
3 篇 univ calif los a...
3 篇 g s s school of ...
3 篇 drexel univ dept...
2 篇 the pennsylvania...
2 篇 information syst...
2 篇 us dept def ft g...
2 篇 wake forest univ...
2 篇 univ new mexico ...
2 篇 univ of washingt...
2 篇 air force resear...
2 篇 computer enginee...
2 篇 delft univ. of t...

作者

10 篇 cohen l
7 篇 yao k
6 篇 franklin t luk
5 篇 parhi kk
4 篇 abraham j.a.
4 篇 williams william...
4 篇 amin moeness g.
4 篇 lorenzelli f
4 篇 luk franklin t.
4 篇 j.v. mccanny
4 篇 amin mg
4 篇 chau pm
4 篇 boashash b
4 篇 qiao sz
4 篇 jullien ga
3 篇 eichel paul h.
3 篇 zgallai w
3 篇 nelson dj
3 篇 galleani l
3 篇 zhang ym

语言

464 篇 英文
5 篇 其他
3 篇 中文

检索条件"任意字段=Advanced Signal Processing: Algorithms, Architectures, and Implementations V"

共 472 条记录，以下是321-330 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Compilation time analysis to minimize run-time overhead in preemptive scheduling on multiprocessors

Compilation time analysis to minimize run-time overhead in p...

引用

advanced signal processing: algorithms, architectures, and implementations v

作者： Wauters, Piet Lauwereins, Rudy Peperstraete, J. Katholieke Univ. Leuven Heverlee Belg

ISBN: (纸本)0819416207

This paper describes a scheduling method for hard real-time Digital signal processing (DSP) applications, implemented on a multi-processor. Due to the very high operating frequencies of DSP applications (typically hundreds of kHz) runtime overhead should be kept as small as possible. Because static scheduling introduces very little run-time overhead it is used as much as possible. Dynamic pre-emption of tasks is allowed if and only if it leads to better performance in spite of the extra run-time overhead. We essentially combine static scheduling with dynamic pre-emption using static priorities. Since we are dealing with hard real-time applications we must be able to guarantee at compile-time that all timing requirements will be satisfied at run-time. We will show that our method performs at least as good as any static scheduling method. It also reduces the total amount of dynamic pre-emptions compared with run time methods like deadline monotonic scheduling.

关键词： Digital signal processing

来源：评论

学校读者我要写书评

暂无评论

Pipelining multiple singular value decomposition (SvDs) on a single processor array

Pipelining multiple singular value decomposition (SVDs) on a...

引用

advanced signal processing: algorithms, architectures, and implementations v

作者： Kota, Kishore Cavallaro, Joseph R. Rice Univ. Houston TX USA

ISBN: (纸本)0819416207

We present a new family of architectures for processor arrays to implement Jacobi SvD which allow systolic loading and unloading of input and result matrices. Unlike most of the previous SvD arrays in the literature, our architectures do not require special handling of external I/O and hence are closer to the traditional concept of systolic architectures. The boundary processors communicate with the host the same way any of the interior processors communicate with their neighbors. The arrays are surprisingly uniform and simple. The various architectures in the family represent different throughput-hardware tradeoffs corresponding to the degree to which the multiple sweeps have been unrolled and determine the number of independent SvDs which may be pipelined on the array. We achieved systolic loading by using the flexibility provided by the cyclic Jacobi method on the order in which pivot pairs may be chosen. The array operates on the matrix data even as it is being loaded. Once the pipeline is full, the ordering is very similar to odd-even ordering. Our ordering is equivalent to cyclic-by-rows ordering and hence the algorithm is guaranteed to converge. Our systolic loading scheme is very important in an I/O limited system, since it allows more communication to occur in parallel, where the communication includes the loading and unloading operations. The array with the highest throughput in our family of architectures, which implement one-sided Jacobi (either Hestenes' method or Eberlein and Park's method), is a linear array of processors with unidirectional links between neighbors. The architectures with lower throughput require fewer processors connected in a ring, allowing data to recirculate among the processors. The input matrix is loaded one column at a time from the left and the results stream out one column at a time from the right.

关键词： Pipeline processing systems

来源：评论

学校读者我要写书评

暂无评论

Parallel architectures for computing the Hough transform and CT image reconstruction

Parallel architectures for computing the Hough transform and...

引用

Proceedings of the 1994 International Conference on Application Specific Array Processors

作者： Lin, L. Jain, v.K. Univ of South Florida Tampa United States

This paper discusses high-speed array implementations of two image processing algorithms, namely the 'Hough transform for Detection of line segments', and 'Backprojection in CT image reconstruction'. A multi-chip-module (MCM) construction is proposed consisting of three types of chips, a high speed multi-function nonlinear chip, a flexible Multiply-Accumulate chip, and an image kernel chip. Called v-array, it can be configured to have eight HOUGH modules, so as to produce the Hough transform of a 1024 × 1024 image in an estimated 13 ms in 2.0 micron CMOS technology (6.6 ms in 1.0 micron CMOS technology). Similarly, a v-array MCM can accommodate eight CT modules, which can produce the backprojected image in 209 ms in 2.0 micron CMOS technology (105 ms in 1.0 micron CMOS technology). To gain a significant speed advantage, we have developed an advanced multi-function cell for performing any one of four nonlinear operations: (1) square-root, (2) reciprocal, (3) sine/cosine, and (4) arctangent - - all realized in a single chip, accessible on a selectable basis. A 16 bit four-function 'one cycle' vLSI chip, fabricated in 2.0 micron CMOS technology, is presently available which outputs a new result every clock cycle. Using this nonlinear cell and two other cells, an application level Hough transform module and a CT module are presented.

关键词： Parallel processing systems

来源：评论

学校读者我要写书评

暂无评论

Parallel architectures for real-time control

Parallel architectures for real-time control

引用

IEE Colloquium on High Performance Applications of Parallel architectures

作者： M.O. Tokhi M.A. Hossain M.J. Baxter P.J. Fleming Department of Automatic Control and Systems Engineering University of Sheffield Sheffield UK

The authors present an investigation into the utilisation of parallel computing techinques for real-time simulation and control of a flexible beam structure in transverse vibration. The performance demands of modern control systems require the employment of complex algorithms with demanding operations which, in turn, leads to shorter sampling times. Therefore, real-time performance in control applications where the use of advanced control methods is warranted becomes difficult to accomplish. Many demanding complex control processes cannot be satisfactorily realised with conventional uni-processor and multi-processor systems. Previous investigations have demonstrated the limitations of employing only transputers for real-time implementations in control applications. Alternative strategies where multi-processor based systems are employed, utilising digital signal processing (DSP) and parallel processing techniques, could provide suitable methodologies.< >

关键词： Digital control Simulation Parallel architectures Real time systems signal processing Structural engineering Computer aided engineering

来源：评论

学校读者我要写书评

暂无评论

Parallel architecture for universal digital signal processing

Parallel architecture for universal digital signal processin...

引用

Annual Hawaii International Conference on System Sciences (HICSS)

作者： v.K. Jain H. Hikawa Department of Electrical Engineering University of South Florida Tampa FL USA Department of Computer & Sc. and Intelligent Sys. Oita University Oita Japan

The paper describes a parallel architecture for universal digital signal processing. This architecture uses not only multiply-accumulate but also nonlinear operations, such as reciprocal, squareroot, exponential, sine/cosine, etc. Several advanced algorithms can thus be mapped to this array architecture. Specifically, the paper focuses attention on two very diverse algorithms, namely the fast Fourier transform and the matrix LU decomposition. Only two types of cells are used in the architecture; these are the Universal Multiply-Subtract-Add cell (UMSA) and the Universal Nonlinear cell (UNL). Both MA and nonlinear operations are performed in hardware, so that the operation times are on the order of chip-clock cycle times. The use of only two types of cells makes the architecture highly suitable for wafer scale integration. It is interesting to note that the same resources on the wafer are used for configuring it to either the FFT algorithm or the LU decomposition algorithm.< >

关键词： Parallel architectures Digital signal processing signal processing algorithms Computer architecture Pipelines Hardware Wafer scale integration Application software Image processing Fast Fourier transforms

来源：评论

学校读者我要写书评

暂无评论

Parallel architectures for computing the Hough transform and CT image reconstruction

Parallel architectures for computing the Hough transform and...

引用

International Conference on Application Specific Array Processors

作者： L. Lin v.K. Jain Department of Electrical Engineering University of South Florida Tampa FL USA

This paper discusses high-speed array implementations of two image processing algorithms, namely the 'Hough transform for detection of line segments', and 'backprojection in CT image reconstruction'. A multi-chip-module (MCM) construction is proposed consisting of three types of chips, a high speed multi-function nonlinear chip, a flexible multiply-accumulate chip, and an image kernel chip. Called v-array, it can be configured to have eight Hough modules, so as to produce the Hough transform of a 1024/spl times/1024 image in an estimated 13 ms in 2.0 micron CMOS technology (6.6 ms in 1.0 micron CMOS technology). Similarly, a v-array MCM can accommodate eight CT modules, which can produce the backprojected image in 209 ms in 2.0 micron CMOS technology (105 ms in 1.0 micron CMOS technology). To gain a significant speed advantage, we have developed an advanced multi-function cell for performing any one of four nonlinear operations: square-root, reciprocal, sine/cosine, and arctangent-all realized in a single chip, accessible on a selectable basis. A 16 bit four-function "one cycle" vLSI chip, fabricated in 2.0 micron CMOS technology, is presently available which outputs a new result every clock cycle. Using this nonlinear cell and two other cells, an application level Hough transform module and a CT module are presented.< >

关键词： Parallel architectures Concurrent computing CMOS technology Computed tomography Image processing Image segmentation Image reconstruction Kernel Performance gain very large scale integration

来源：评论

学校读者我要写书评

暂无评论

advanced signal processing algorithms, architectures, and implementations Iv

Advanced Signal Processing Algorithms, Architectures, and Im...

引用

advanced signal processing algorithms, architectures, and implementations Iv 1993

The proceedings contain 45 papers. The topics discussed include: recent advances in nonstationary signal analysis: time-varying higher-order spectra and multilinear time-frequency signal analysis;real-time radar signal processing for autonomous aircraft landing;radon transform-based velocity estimation of vehicles with linear arrays;coherent signal-subspace processing for near-field broad-band source localization;performance analysis of the subspace-based DOA estimator in the presence of unknown noise;numerical integration of PDEs by discrete passive modeling of physical systems;time-recursive computation and real-time parallel architectures, with application on the modulated lapped transform;and discrete frequency estimation using parametric filtering and the contraction mapping method.

关键词：

来源：评论

学校读者我要写书评

暂无评论

UNIFYING PARAMETRIZED vLSI JACOBI algorithms AND architectures 4

UNIFYING PARAMETRIZED VLSI JACOBI ALGORITHMS AND ARCHITECTUR...

引用

4TH CONF ON advanced signal processing algorithms, architectures, AND implementations

作者： DEPRETTERE, EF MOONEN, M Delft Univ. of Technology (Netherlands) Katholieke Univ. Leuven (Belgium)

ISBN: (纸本)0819412767

Implementing Jacobi algorithms in parallel vLSI processor arrays is a non-trivial task, in particular when the algorithms are parametrized with respect to size and the architectures are parametrized with respect to space-time trade-offs. The paper is concerned with an approach to implement several time-adaptive Jacobi-type algorithms on a parallel processor array, using only Cordic arithmetic and asynchronous communications, such that any degree of parallelism, ranging from single-processor up to full-size array implementation, is supported by a `universal' processing unit. This result is attributed to a gracious interplay between algorithmic and architectural engineering.

关键词： Array processing signal processing very large scale integration Computer aided design Parallel computing Process control MATLAB Computer architecture Detection and tracking algorithms Electrical engineering

来源：评论

学校读者我要写书评

暂无评论

SYSTEMATIC CONSTRUCTION OF ORDER-RECURSIvE LS ESTIMATION algorithms WITH ELEMENTARY ORTHOGONAL TRANSFORMATIONS 4

SYSTEMATIC CONSTRUCTION OF ORDER-RECURSIVE LS ESTIMATION ALG...

引用

4TH CONF ON advanced signal processing algorithms, architectures, AND implementations

作者： LING, F Motorola (United States)

ISBN: (纸本)0819412767

This paper demonstrates that order-recursive least squares (ORLS) algorithms based on orthogonal transformations and hyperbolic transformations can be systematically constructed in two steps. The first step is to determine the structure of the ORLS algorithm according to the property of the data vector in the LS estimation and the requirements to the output. The second step is to determine the proper implementation of building blocks of the ORLS structure using orthogonal or hyperbolic transformations. The canonical ORLS structure and some possible orthogonal/hyperbolic implementations of their building blocks are presented. It is also shown that some of the orthogonal transformations are only applicable to certain types of ORLS structures and not to others.

关键词： Algorithm development Error analysis Detection and tracking algorithms Digital signal processing Expectation maximization algorithms Statistical analysis Factor analysis Magnesium Roads Telecommunications

来源：评论

学校读者我要写书评

暂无评论

ERROR PROPAGATION OF SOME FAST RLS algorithms 4

ERROR PROPAGATION OF SOME FAST RLS ALGORITHMS

引用

4TH CONF ON advanced signal processing algorithms, architectures, AND implementations

作者： QIAO, SZ McMaster Univ. (Canada)

ISBN: (纸本)0819412767

The fast recursive least squares (RLS) algorithms have wide applications in signal processing and control. They are computationally efficient. Thus their stability is of major concern. In this paper, we investigate the error propagation and stability of some typical fast RLS algorithms. Through a random example, we show that a typical conventional fast RLS algorithm is weakly unstable in computing both the residuals and the gain vectors and a QR based algorithm is expected to be weakly stable in computing the residuals but weakly unstable in computing the gain vectors. We propose an error correction scheme for computing the gain vectors.

关键词： Algorithm development Condition numbers MATLAB Lead Process control signal processing Analytical research

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共48页 << < 29 30 31 32 33 34 35 36 37 38 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：