This paper demonstrates the influence and improvement of deep trench (DT) isolation, and bipolar sub-collector on CMOS latchup in a 0.13 /spl mu/m CMOS-based 200/285 GHz (f/sub T//f/sub max/) SiGe HBT technology.
This paper demonstrates the influence and improvement of deep trench (DT) isolation, and bipolar sub-collector on CMOS latchup in a 0.13 /spl mu/m CMOS-based 200/285 GHz (f/sub T//f/sub max/) SiGe HBT technology.
In Bluetooth transceiver ICs, sharing transmitter output with receiver input pins is a major difficulty, often requiring off-chip switches. A design procedure optimising this interface is explained and demonstrated.
In Bluetooth transceiver ICs, sharing transmitter output with receiver input pins is a major difficulty, often requiring off-chip switches. A design procedure optimising this interface is explained and demonstrated.
An optimized LDMOSFET and a SiGe:C HBT for PA design, integrated in a bicmostechnology, are described in this article. Each device of interest, for PA applications, is highlighted via its electrical performance - sta...
详细信息
An optimized LDMOSFET and a SiGe:C HBT for PA design, integrated in a bicmostechnology, are described in this article. Each device of interest, for PA applications, is highlighted via its electrical performance - static, small and large signal.
This paper describes a 230 GHz self-aligned SiGeC HBT featuring a selective epitaxial base and an arsenic-doped monocrystalline emitter. These technical choices are presented and discussed with respect to bicmos perfo...
详细信息
ISBN:
(纸本)0780386183
This paper describes a 230 GHz self-aligned SiGeC HBT featuring a selective epitaxial base and an arsenic-doped monocrystalline emitter. These technical choices are presented and discussed with respect to bicmos performance objectives and integration constraints.
A methodology for achieving ESD protection of high voltage pins in a low voltage technology is presented. The methodology utilizes efficient mask level control of both the blocking junction and the triggering characte...
详细信息
ISBN:
(纸本)0780386183
A methodology for achieving ESD protection of high voltage pins in a low voltage technology is presented. The methodology utilizes efficient mask level control of both the blocking junction and the triggering characteristics of the ESD devices without the addition or change in any process steps. The methodology was validated by numerical simulation and experimental measurements for the case of dual-direction 50V tolerant on-chip ESD protection of thin film resistors in a 5V bicmos process. The methodology was also applied to the case of turn-on voltage increase of an extended drain SCR ESD protection device in a 5V CMOS process.
An industrial SiGe bicmostechnology is presented, in which the silicon substrate has been removed and replaced by a lossless glass substrate. This will enable the integration of better passives, while the active devi...
详细信息
ISBN:
(纸本)0780386183
An industrial SiGe bicmostechnology is presented, in which the silicon substrate has been removed and replaced by a lossless glass substrate. This will enable the integration of better passives, while the active devices remain fully library compatible. Specifically, ideal NPN characteristics with 111/94 GHz f/sub T//f/sub max/ are shown without significant degradation of the thermal characteristics. This substrate transfer technology requires almost no changes to the standard processing and gives access to high-performance inverse NPN and vertical PNP devices, in addition to the lossless substrate.
A new concept, promoting emitter diffusion (PED) process, by using high-temperature annealing, is proposed for fabricating high-performance SiGe HBTs. Both the cut-off frequency and maximum oscillation frequency excee...
详细信息
A new concept, promoting emitter diffusion (PED) process, by using high-temperature annealing, is proposed for fabricating high-performance SiGe HBTs. Both the cut-off frequency and maximum oscillation frequency exceeded 200 GHz when the annealing temperature was increased from 885/spl deg/C to 1000/spl deg/C. This PED process concept is based on the fact that the increased phosphorus diffusion can more than compensate for increased boron diffusion and decreased base thickness.
暂无评论