High performance HBTs with f/sub T/, f/sub max/ and BV/sub CEO/ values of 100 GHz, 130 GHz, and 2.5 V, respectively, are demonstrated in a 0.25 /spl mu/m bicmostechnology without epitaxially-buried subcollector, and ...
详细信息
High performance HBTs with f/sub T/, f/sub max/ and BV/sub CEO/ values of 100 GHz, 130 GHz, and 2.5 V, respectively, are demonstrated in a 0.25 /spl mu/m bicmostechnology without epitaxially-buried subcollector, and deep trench isolation. High voltage devices with BV/sub CEO/ values of up to 9 V and BV/sub CEO/ /spl times/ f/sub T/ products above 220 VGHz can be produced on the same chip with no special mask.
Demonstrates a novel HBT-before-CMOS integration scheme to integrate SiGe:C HBTs with a 130 nm gate length CMOS frontend. This scheme entirely eliminates the impact of the HBT thermal steps on CMOS characteristics, op...
详细信息
Demonstrates a novel HBT-before-CMOS integration scheme to integrate SiGe:C HBTs with a 130 nm gate length CMOS frontend. This scheme entirely eliminates the impact of the HBT thermal steps on CMOS characteristics, opening the way for easy, modular integration of high-performance HBTs into highly scaled CMOS technologies. C doping of the SiGe layer prevents the degradation of HBT parameters by critical CMOS thermal steps. This is demonstrated for SiGe:C HBTs with f/sub T//f/sub max/ values of 80/90 GHz fabricated in the HBT-before-CMOS scheme and in a benchmark HBT-only process.
The 2001 bipolar/bicmos circuits and technology meeting (BCTM) will be held in Minneapolis, MN from 30 September to 2 October 2001. BCTM provides a forum for technical communication focused on the needs and interests ...
The 2001 bipolar/bicmos circuits and technology meeting (BCTM) will be held in Minneapolis, MN from 30 September to 2 October 2001. BCTM provides a forum for technical communication focused on the needs and interests of bipolar and bicmos engineers. The conference covers the design, performance, fabrication, testing, and application of bipolar, bicmos, and BiFET integrated circuits. This year's conference includes a Short Course, an evening banquet, several invited papers, a vendor exhibition, and a Best Student Paper award.
The proceedings contains 44 papers from the 1998 IEEE bipolar/bicmos circuits and technology meeting. Topics discussed include: electrostatic discharge and radiation effects;analog designs;power devices;modeling and s...
详细信息
The proceedings contains 44 papers from the 1998 IEEE bipolar/bicmos circuits and technology meeting. Topics discussed include: electrostatic discharge and radiation effects;analog designs;power devices;modeling and simulations;SiGe process technologies;radio frequency circuits and technologies;process technology for radio frequency applications;communication circuits;advanced silicon bipolar process technologies;and distortion, noise, and transient effects in bipolar transistors.
A double photodiode (DPD) and a phototransistor were implemented in an industrial 0.8 mum bipolar complementary metal oxide semiconductor (bicmos) n-well process. Both devices are 100% bicmos compatible, so that no pr...
详细信息
A double photodiode (DPD) and a phototransistor were implemented in an industrial 0.8 mum bipolar complementary metal oxide semiconductor (bicmos) n-well process. Both devices are 100% bicmos compatible, so that no process modifications were necessary. A -3 dB bandwidth of more than 200 MHz was measured for the DPD. The rise and fall times of the photodiode are less than Ins. By an optimized antireflection coating layer for a wavelength of 638 nm a quantum efficiency of eta = 95%, which corresponds to a responsivity of R = 0.49 A/W, is achievable. A phototransistor with a light-sensitive area of 53 x 53 mum(2) was developed. Its current amplification of B = 300 results in a much larger responsivity compared to the photodiodes. Measurements have shown a -3 dB bandwidth of 7.8 MHz for the phototransistor. (C) 2001 Elsevier Science Ltd. All rights reserved.
technology is driven by the evolving CMOS roadmap, and as a consequence, it is increasingly difficult to integrate high performance bipolar devices without unduly increasing process complexity. Designers want and need...
详细信息
technology is driven by the evolving CMOS roadmap, and as a consequence, it is increasingly difficult to integrate high performance bipolar devices without unduly increasing process complexity. Designers want and need good NPN devices for key circuits; a table of some of these is outlined. bipolar device needs and the difficulties of device performance vs. integration are described for typical advanced power bicmostechnology with respect to design concerns. Other bipolar issues relating to guard-ring, parasitics, and ESD concerns are also briefly discussed.
The COM2 SiGe modular bicmostechnology has been developed to allow efficient design and manufacturing of digital, mixed-signal, and RF integrated circuits, as well as enabling system-on-chip (SOC) integration. The te...
详细信息
The COM2 SiGe modular bicmostechnology has been developed to allow efficient design and manufacturing of digital, mixed-signal, and RF integrated circuits, as well as enabling system-on-chip (SOC) integration. The technology is based on the 0.16μm COM2 digital CMOS process which features 1.5V NMOS and PMOS transistors with 2.4nm gate oxide, 0.135μm gate length, and up to 7 metal levels. technology enhancement modules including dense SRAM, SiGe NPN bipolar transistor, and a variety of passive components have been developed to allow the COM2 technology to be cost-effectively optimized for a wide range of applications.
We introduce two new ESD protection elements suitable for use in bicmos process technology-a grounded gate NMOS built inside a junction-isolated p-well which acts as a lateral NPN, and a modified Zener-triggered verti...
详细信息
We introduce two new ESD protection elements suitable for use in bicmos process technology-a grounded gate NMOS built inside a junction-isolated p-well which acts as a lateral NPN, and a modified Zener-triggered vertical NPN circuit.
A cost-effective 0.25 /spl mu/m L/sub eff/ graded-channel bicmostechnology is reported. GCMOS devices offer superior transconductance and short-channel effects to transistors with conventional laterally uniform chann...
详细信息
A cost-effective 0.25 /spl mu/m L/sub eff/ graded-channel bicmostechnology is reported. GCMOS devices offer superior transconductance and short-channel effects to transistors with conventional laterally uniform channel doping. A complete suite of active and passive devices is offered.
暂无评论