The functionality verification of a mixed-signal sys- tem on chip requires the model for RF front-end with high simulation efficiency. The pure passband model cannot meet this requirement when a long system time simul...
详细信息
ISBN:
(纸本)9783800734429
The functionality verification of a mixed-signal sys- tem on chip requires the model for RF front-end with high simulation efficiency. The pure passband model cannot meet this requirement when a long system time simulation is run. The equivalent baseband model is an alternative. In this work, a new baseband modeling method based on a self-defined signal type is realized on the platform of SystemC/-AMS. This method can more accurately describe the block nonlinearity than the traditional equivalent baseband model. For the application in the design of a global navigation satellite system (GNSS) receiver front-end, the baseband simulation based on this method has much faster simulation speed than passband simulation. Index Terms — baseband modeling, GNSS, SystemC/-AMS, RF front-end
modeling semiconductor devices has become mandatory in most challenging research activity. Finding a powerful tool that models these devices represents a goal of these users. In this work, Silicon PIN photodiode is de...
详细信息
modeling semiconductor devices has become mandatory in most challenging research activity. Finding a powerful tool that models these devices represents a goal of these users. In this work, Silicon PIN photodiode is designed using complementary metal-oxide semiconductor (CMOS) Technology. COMSOL Multiphysics is the selected challenging tool for simulation and characterization of this design. The adjustment of the proposed model as well as the different outputs like Electric field and Electric potential distribution, I-V characteristics and other parameters are presented. The output current has shown an allure of a current that consists of three regions: TrapAssisted Tunneling, Band-to-Band Tunneling and avalanche. These current regions in addition to the high value (10 5 V/cm) of the obtained electric field are typical for Silicon Avalanche Photodiodes (SiAPD). The possibility to use this tool for SiAPD analysis and simulation is therefore discussed.
In this work, a systematic technique to generate performance models of reconfigurable analog circuits is presented. The performance models are obtained in the form of multi-mode Pareto-optimal fronts (mm-PoFs), a new ...
详细信息
In this work, a systematic technique to generate performance models of reconfigurable analog circuits is presented. The performance models are obtained in the form of multi-mode Pareto-optimal fronts (mm-PoFs), a new type of Pareto-optimal front (PoF) that characterizes the set of different performances that reconfigurable circuits can attain. The technique is based on the use of an evolutionary algorithm (EA) that acts as an optimizer, and the simulator HSPICE to measure the circuit performances. The use of this technique will be illustrated for a wireless multistandard problem, where a reconfigurable op-amp will be considered.
We present a statistical approach that improves the modeling of Intersymbol Interference for the design and validation of High-Speed Serial Links. The method combines the computational advantages of a statistical tech...
详细信息
We present a statistical approach that improves the modeling of Intersymbol Interference for the design and validation of High-Speed Serial Links. The method combines the computational advantages of a statistical technique and the accuracy in modeling the realistic pulse shape of a Spice simulation. Results obtained with the proposed approach are compared with Spice simulations of a 2.5 Gb/s CMOS differential transmitter driving different types of channel. Good agreement with the reference Spice simulations is achieved with a drastic reduction of computation time.
One micron gate-length LDD-CMOS (Lightly Doped Drain - Complementary Metal Oxide Semiconductor) technology uses N and P-MOSFETs, realized on the same substrate, in a way to benefit simultaneously from a combination of...
详细信息
One micron gate-length LDD-CMOS (Lightly Doped Drain - Complementary Metal Oxide Semiconductor) technology uses N and P-MOSFETs, realized on the same substrate, in a way to benefit simultaneously from a combination of their characteristics. Some regions of these transistors like the Wells and the Source/Drain are created by a reliable technique called ion implantation. The aim of this paper is to simulate the ion implantation steps included in the LDD-CMOS 1 micron process which has been acquired by CDTA ( Centre for Development of Advanced Technologies) from ISiT (Fraunhofer-Institut für Siliziumtechnologie). The process simulation framework ATHENA of the TCAD (Technology Computer Aided design) SILVACO's software was employed to simulate our process and extract some process technology parameters, such as P+ and N+ doping concentrations as well as the ion implantation energies and doses, and the corresponding junction depths.
Layout Description Script (LDS) is a domain specific language (DSL) intended to describe analog layouts. This paper introduces an LDS based tool, Capture, and an add-on, LDS Analyzer, for LDS. Capture aims to convert ...
详细信息
Layout Description Script (LDS) is a domain specific language (DSL) intended to describe analog layouts. This paper introduces an LDS based tool, Capture, and an add-on, LDS Analyzer, for LDS. Capture aims to convert layout images into layout templates. Components of a layout are extracted with this tool and a template is synthesized from the extracted data. LDS Analyzer is an enhanced LDS parser. Analyzer investigates an LDS statement and conducts either simple parsing or enhanced parsing which make use of symbolic variables.
A model of a switched capacitor digital-to-analog converter (DAC) based on a split capacitor array is presented for use during the design of a successive approximation register (SAR) analog-to-digital converter (ADC)....
详细信息
A model of a switched capacitor digital-to-analog converter (DAC) based on a split capacitor array is presented for use during the design of a successive approximation register (SAR) analog-to-digital converter (ADC). The model takes the effects of parasitic capacitors into account, and the values of these parasitic capacitors can be extracted from the circuit topology by using Calibre by Mentor Graphics or a similar tool. The influence of the two main parasitic capacitor types (those parallel to and those common to the capacitors in the arrays) on the DAC characteristics is analyzed. We provide expressions for fast manual calculation of the integral non-linearity (INL) and differential non-linearity (DNL) errors according to the values of the parasitic capacitors. simulation results from a Verilog-A module based on this model are given. The model provides higher simulation speeds with accuracy close to that of a transistor-level model by using the extracted parasitic parameters.
Systematic design methodologies for wireless transceivers require an efficient design of integrated inductors. Early availability of feasible trade-offs between inductance, quality factor and area, is a key enabler to...
详细信息
Systematic design methodologies for wireless transceivers require an efficient design of integrated inductors. Early availability of feasible trade-offs between inductance, quality factor and area, is a key enabler towards the improvement of such design methodologies. This paper introduces such an approach in two steps. First, a Pareto-optimal performance front of integrated inductors is obtained by embedding an electromagnetic simulator into a multi-objective optimization tool. Then, starting from the obtained optimal samples, a surrogate model of the performance front is obtained. Experimental results in a 0.35μm CMOS technology are provided.
This paper provides a full methodological approach to designing and verifying differential sample and hold switched-capacitor circuits used in A/D converters. It provides a step-by-step process for translating system ...
详细信息
This paper provides a full methodological approach to designing and verifying differential sample and hold switched-capacitor circuits used in A/D converters. It provides a step-by-step process for translating system requirements such as signal-to-noise ratio (SNR) and sampling frequency into A/D requirements and subsequently into op-amp specifications. It also includes the design process of a switched-capacitor common mode feedback circuit (CMFB) to control the common mode output voltage. Furthermore, this paper provides practical methods for verifying the stability of the system. A design and simulation example for a differential sample and hold switched-capacitor circuit operating in a system requiring 5 MHz sampling frequency and a 6-bit A/D converter is provided. Mentor Graphics CAD tools were used in the design and simulations process using 180 nm CMOS device models. This paper can be used as a resource for design engineers in the industry as well as universities teaching graduate level advanced electronics and data converter courses.
In analog integrated circuit design, it has always been necessary to improve the designer's productivity. The iterations between the electrical and physical synthesis, required to correct deviations due to parasit...
详细信息
In analog integrated circuit design, it has always been necessary to improve the designer's productivity. The iterations between the electrical and physical synthesis, required to correct deviations due to parasitics, do degrade that productivity. The inclusion of the physical implementation directly within the electrical synthesis process, would in principle remove many or all of these iterations. This paper presents a fully-automated layout-aware design flow, whose key aspects are: (1) it uses commercially available tools and platforms to attain a highly integrated solution, (2) it provides solutions in the form of Pareto-optimal fronts, which represent the circuit's valuable trade-offs (and can be used in modern design flows), and (3) it allows including the impact of parasitics right into the fronts. This paper details the necessary tools and their integration for automation of the design flow and provides several examples of its use.
暂无评论