With the fast increasing complexity of integrated circuits, verification has become the bottleneck of today's IC design flow. In fact, over 70% of the IC design turn-around time can be spent on the verification pr...
详细信息
ISBN:
(纸本)9781457713989
With the fast increasing complexity of integrated circuits, verification has become the bottleneck of today's IC design flow. In fact, over 70% of the IC design turn-around time can be spent on the verification process in a typical IC design project. Among various verification tasks, Register Transfer Level (RTL) simulation is the most widely used method to validate the correctness of digital IC designs. When simulating a large IC design with complicated internal behaviors (e.g., CPU cores running embedded software), RTL simulation can be extremely time consuming. Since RTL-to-layout is still the most prevalent IC design methodology, it is essential to speedup the RTL simulation process. Recently, General Purpose computing on Graphics Processing Units (GPGPU) is becoming a promising paradigm to accelerate computing-intensive workloads. A few recent works have demonstrated the effectiveness of using GPU to expedite gate and system level simulation tasks. In this work, we proposed an efficient GPU-accelerated RTL simulation framework. We introduce a methodology to translate Verilog RTL description into equivalent GPU source code so as to simulate circuit behavior on GPUs. In addition, a CMB based parallel simulation protocol is also adopted to provide a sufficient level of parallelism. Because RTL simulation lacks data-level parallelism, we also present a novel solution to use GPU as an efficient task-level parallel processor. Experimental results prove that our GPU based simulator outperforms a commercial sequential RTL simulator by over 20 fold.
This paper presents the results from simulation studies of the mechanical performance of BGA interconnects based on the use of polymer cored solder balls (PCSBs) as an alternative to the solid solder balls that are ty...
详细信息
This paper presents the results from simulation studies of the mechanical performance of BGA interconnects based on the use of polymer cored solder balls (PCSBs) as an alternative to the solid solder balls that are typically used. PCSBs have previously been shown to offer improved reliability and this study was performed to improve understanding of the effects of two key PCSB design variables, i.e. metallisation thickness and polymer modulus on their fatigue performance. The results show that minimising the polymer modulus is beneficial in reducing plastic strains in both the solder and copper metallisation on the polymer ball, but that the metallisation thickness has a much less significant effect unless the polymer core modulus is extremely low.
This article presents a new multiphysics modelling approach for cell manipulation by dielectrophoresis. This approach is proposed to model and predict the behavior of particles injected into a microchannel due to the ...
详细信息
ISBN:
(纸本)9781424497881;9781424497898
This article presents a new multiphysics modelling approach for cell manipulation by dielectrophoresis. This approach is proposed to model and predict the behavior of particles injected into a microchannel due to the application of an electrical field. The objective of this model is to better characterize microelectronic circuits dedicated to design and implement hybrid systems such as lab-on-chips integrating microelectronics and microfluidic structures. The proposed model allows to determine the required configuration of microelectronic circuits and needed control signals to generate. This model applies primarily to applications using dielectrophoresis cell separation in a micro- channel. Then, by using the proposed model, the cell behaviour can be predicted using an advanced multiphysics simulation method.
A genetic neural network based large-signal model for GaN HEMT transistor suitable for designing power amplifiers (PAs) is presented along with its parameters extraction procedure. This model is relatively easy to con...
详细信息
A genetic neural network based large-signal model for GaN HEMT transistor suitable for designing power amplifiers (PAs) is presented along with its parameters extraction procedure. This model is relatively easy to construct and implement in CAD software and requires only DC and S-parameter measurements. The modeling procedure was applied to a 4-W packaged GaN-on-Si HEMT and the developed model is validated by comparing its large-signal simulation to measured data. The model has been employed for simulating a switching-mode inverse class-F power amplifier. Very good agreement between the amplifier simulation and measurement shows the validity of the model.
The VeSTIC technology proposed by Maly seems to be very attractive for manufacturing of mixed analogue/digital circuits of highly regular layout in nanoscale. First results of a feasibility study of a new JFET structu...
详细信息
The VeSTIC technology proposed by Maly seems to be very attractive for manufacturing of mixed analogue/digital circuits of highly regular layout in nanoscale. First results of a feasibility study of a new JFET structure designed in the VeSTIC 3D geometry JVeSFETs are very promising and indicate good electrical properties. A preliminary compact model for circuit simulation has been presented in this paper.
A circuit simulation model of a MOS capacitor using high-k HfO 2 -Ta 2 O 5 mixed layer structure is developed using Verilog-A hardware description language. Model equations are based on the BSIM3v3 model core. Capaci...
详细信息
A circuit simulation model of a MOS capacitor using high-k HfO 2 -Ta 2 O 5 mixed layer structure is developed using Verilog-A hardware description language. Model equations are based on the BSIM3v3 model core. Capacitance-voltage (C-V) and current-voltage (I-V) characteristics are simulated in Spectre circuit simulator within Cadence CAD system and validated against measurements of stack structure.
This paper presents an in-depth discussion of the Vertical-Slit Field-Effect Transistor's (VeSFET's) operation. The junction-less twin gate VeSFET is the basic component of a new 3D VeSTIC technology proposed ...
详细信息
This paper presents an in-depth discussion of the Vertical-Slit Field-Effect Transistor's (VeSFET's) operation. The junction-less twin gate VeSFET is the basic component of a new 3D VeSTIC technology proposed by Maly. Our numerical TCAD simulations confirm the attractive properties of VeSFETs, such as high I on to I off ratio, low leakage currents, and effective current control by independently biased symmetric gates. These simulations serve as a backbone for an analytical approximation of the VeSFET characteristics, and the first, rudimentary compact DC model for circuit simulation has been developed.
One of the most promising and evolving technology is MEMS. Its market has grown rapidly in recent years. It is the merit of simulation techniques evolution, which allows estimation of a device performance before its f...
详细信息
One of the most promising and evolving technology is MEMS. Its market has grown rapidly in recent years. It is the merit of simulation techniques evolution, which allows estimation of a device performance before its fabrication and consequently reducing the time to market and the production costs. One of the most popular technique is FEM analysis due to its wide range of application and ability of performing multi-domain simulation. However, it has some disadvantages concerning simulation time. Often, simulations of some simple devices are time consuming. One of them is an electrostatic actuator that needs nonlinear analysis. Moreover, a bended membrane form induces additional complex calculations. It seems that fast and reliable analytical modeling will be a good alternative. In this paper, a dedicated tool for micromachined membrane-based electrostatic actuator is presented.
This paper will highlight some of the recent advancements in 300mm eWLB large panel development. Compared to 200mm case, 300mm large panel has more warpage and process issues due to its area increase. Thermo-mechanica...
详细信息
This paper will highlight some of the recent advancements in 300mm eWLB large panel development. Compared to 200mm case, 300mm large panel has more warpage and process issues due to its area increase. Thermo-mechanical simulation shows 100~150% more warpage with 300mm large panel compared to 200mm. So various design parameters were studied to optimized warpage, such as dielectric materials and thickness, molding compound thickness etc. This paper also presents study of process optimization for 300mm eWLB and on overall warpage behavior in different process steps. Finally 300mm eWLB test vehicles are fabricated and tested in JEDEC standard test conditions. It also describes mechanical characterization, reliability data including component/board level, challenges encountered and overcome, and future steps.
Numerical simulation of micro-bumped flip chips mounted on a TSV interposer is conducted to study the thermal performance of the package. The 3D package, which consists of two chips, each dissipating 4W, is evaluated ...
详细信息
Numerical simulation of micro-bumped flip chips mounted on a TSV interposer is conducted to study the thermal performance of the package. The 3D package, which consists of two chips, each dissipating 4W, is evaluated under various conditions with its thermal resistances θ ja θ jb , θ jc and θ jma determined according to JEDEC or MIL-STD standard. Instead of building the detailed model, equivalent thermal conductivity model is adopted for anisotropic bump-underfill layers, silicon interposer and the substrates. Effects of design parameters to the waste heat dissipation, such as the density of TSV in the interposer and the presence of mold encapsulation are investigated. In addition, maximum power dissipation of the package is explored. These modeling results are useful for design optimisation, and also to provide thermal design guideline for a reliable, high performance, and cost-effective 3D package.
暂无评论