Through an aggressive product development program which includes experiment and simulation, Amkor has developed the next level of WLCSP (CSPnl (TM)), a product which exhibits superior board level reliability when subj...
详细信息
Through an aggressive product development program which includes experiment and simulation, Amkor has developed the next level of WLCSP (CSPnl (TM)), a product which exhibits superior board level reliability when subjected to drop impact, a strong requirement for portable electronics. Failure mechanism of WLCSP under drop test has been established. Depending on type of WLCSP and test board design, three primary failure modes can be observed, i.e. copper (Cu) board trace crack, Cu RDL (redistribution layer) vertical crack and Cu/Under Bump Metallization (UBM) delamination. CSPnl can exhibit distinct failure modes under different test board and/or CSPnl designs, resulting in a vast difference in drop test lifetimes. The primary failure mode is shifted whenever the weakest link is removed through design improvement. This paper will focus on detailed analysis of copper board trace crack under drop test, using an integrated approach of testing, failure analysis, material characterization and modeling. Board design guidelines are formulated to understand the effects of I/O position, board trace routing direction, board trace width, tear drop design, PCB pad size, stack-up thickness, and alloy materials on board trace reliability. Comparison is also made on possible impact on Cu RDL reliability. (C) 2010 Elsevier Ltd. All rights reserved.
Thin film 0-level or wafer-level MEMS packages exhibit relatively low flexural strength and yet they are required to reliably protect the enclosed MEMS devices under extreme processing and operational conditions. In t...
详细信息
This paper presents a scheme of 14-bit 100MS/s pipelined analog-to-digital converters (ADCs) with digital calibration. Signal-dependent pseudo-random dithering has been used in the proposed model to measure the errors...
详细信息
ISBN:
(纸本)9781424467372
This paper presents a scheme of 14-bit 100MS/s pipelined analog-to-digital converters (ADCs) with digital calibration. Signal-dependent pseudo-random dithering has been used in the proposed model to measure the errors caused by finite gain and capacitors mismatch in multiplying digital-to-analog converters and correct them in the digital domain. Comparing with fixed-magnitude PN dithering, a signal-dependent dithering scheme has an advantage of injecting larger dithering, so that the signal decorrelation time could be shorter while the signal range maintains the same. According to the calibration scheme, a behavior model has been established, furthermore the simulation results showed that when the ADC worked at the sampling speed of lOOMS/s, a 14-bit pipelined ADC with 0.1% capacitors mismatch achieved a signal-to-noise and distortion ratio of 74 dB, and the INL could be limited within ±0.9 LSB.
Embedding of discrete semiconductors into substrates has the advantages of achieving high degree of miniaturization, good electrical performance and possible low cost. A MOSFET power package based on the embedded die ...
详细信息
ISBN:
(纸本)9781424441594
Embedding of discrete semiconductors into substrates has the advantages of achieving high degree of miniaturization, good electrical performance and possible low cost. A MOSFET power package based on the embedded die technology was developed and the demonstrators were built. To reduce cost and time-to-market, thermo-mechanical virtual prototyping is applied to support the package development. 2D and 3D parametric FE models were established to conduct numerical simulations to investigate the thermo-mechanical reliability performance under packaging processes and test conditions. The package design and material variations, such as the thicknesses of the Cu layer and the resin in the RCC foil, the Bond Line Thickness (BLT), the thickness and material properties of prepreg, via dimensions and via-filling, were included in the parametric models. The root cause for die cracking, delamination between the interface die/RCC foil, and cracking of Cu vias were analyzed based on the simulation results. Verification of the modeling results was conducted through comparison with the test results. The results indicate that the prediction from the FE modeling matches reasonably well with the test results. (C) 2010 Elsevier Ltd. All rights reserved.
This paper presents a modeling technique for metal-insulator-metal capacitors up to 140 GHz realized in a high performance 0.25 μm SiGe BiCMOS process. The presented modeling technique is also applicable for differen...
详细信息
ISBN:
(纸本)9783981375404
This paper presents a modeling technique for metal-insulator-metal capacitors up to 140 GHz realized in a high performance 0.25 μm SiGe BiCMOS process. The presented modeling technique is also applicable for different semiconductor technologies. Starting from the parasitic effect of capacitor plates until the substrate and ground effects, the method implemented here includes all the significant parasitic elements. On-chip coupling elements between the capacitor to ground and substrate have also been considered. The modeled capacitors have been compared with electromagnetic simulations and measurements. The results show a very good accuracy of the model for millimeter-wave frequencies which makes it quite appropriate for circuit design in V-band and W-band frequencies. As a case study, the simulation results of a power amplifier designed with help of this model is presented and compared with measurement and full electromagnetic simulation results.
An analytical modeling approach for the CV-characteristics of inversion-mode MOS varactors that is based on the continuous EKV model equations is presented. Based on this approach it is possible to obtain an analytica...
详细信息
Conventional modeling and simulation of two phase switched current MOS integrated circuits is normally undertaken at semiconductor device level. This allows primary and secondary circuit effects to be studied and char...
详细信息
This paper joins a series of papers dealing with high-speed power system emulators. It clarifies the last details about the system level of the AC emulation approach by analyzing and quantifying the systematic errors ...
详细信息
Pressure sensing is one of the mostly performed measurement encompassing varieties of applications. The latest technology such as silicon based Micro-electromechanical Systems (MEMS) technology is favoured due to its ...
详细信息
This paper describes some of the design experiences achieved during the design, simulation and characterization of a Complementary Metal-Oxide Semiconductor (CMOS) LNA which has been designed for 24GHz and fabricated ...
详细信息
This paper describes some of the design experiences achieved during the design, simulation and characterization of a Complementary Metal-Oxide Semiconductor (CMOS) LNA which has been designed for 24GHz and fabricated in a standard 0.180 μm technology. More specifically, some technological limitations of the CMOS process for mm-wave applications are considered, before showing the outcomes of the schematic and post-layout simulations as well as the measurements and discussing the reasons for the difference between simulations and measurements. It is shown that the simulation results can be significantly improved using Electro-Magnetic (EM) post-layout simulations. Moreover, a post-layout simulation methodology allowing a straightforward integration of the EM simulations into the workflow is proposed.
暂无评论