Our research demonstrates the feasibility of employing field programmable gate arrays (FPGAs) to realize high-speed algorithm-specific processing architectures for avionic signal processingapplications. Architectures...
详细信息
Our research demonstrates the feasibility of employing field programmable gate arrays (FPGAs) to realize high-speed algorithm-specific processing architectures for avionic signal processingapplications. Architectures composed of FPGAs provide a low-cost and flexible alternative to custom hard-wired preprocessors and a lower-cost, physically smaller alternative to massively parallel processors (both SIMD and MIMD machines). Algorithm segments which require processing hundreds of millions of operations per second have been mapped into a single FPGA device. This technology may ultimately fill a range of processing requirements in the areas of radar and communication processing as well as image enhancement applications. The application of configurable logic devices allows realization of processing architectures to efficiently compute low-level algorithmic functions, or segments. Reconfiguration of FPGAs to implement several algorithm segments is analogous to selecting subroutines to form a software algorithm suite in a conventional processor, since it can be accomplished without hardware modification.< >
A single chip that can perform three-channel 1∗4 serial color matrixing, 3∗4 color matrixing, 3∗3 (2-D) convolution, and a nine-TAP FIR filter has been designed in a 1- mu m gate array. The chip operates at 25 MHz and...
详细信息
The proceedings contain 130 papers. The special focus in this conference is on Vector and parallelprocessing. The topics include: Tolerating faults in synchronization networks;on incomplete hypercubes;reducing networ...
ISBN:
(纸本)9783540558958
The proceedings contain 130 papers. The special focus in this conference is on Vector and parallelprocessing. The topics include: Tolerating faults in synchronization networks;on incomplete hypercubes;reducing network hardware quantity by employing multi-processor cluster structure in distributed memory parallel processors;connection machine results for pyramid embedding algorithms;interconnection networks based on block designs;partitioning and mapping communication graphs on a modular reconfigurable parallel architecture;generalized shuffle-exchange networks;a mechanism for integrating a visualization tool with a symbolic debugger;the software-monitor DELTA-T and its use for performance measurements of some farming variants on the multi-transputer system damp;visualization of message passing parallel programs;parallel physical optimization algorithms for data mapping;profiling on a massively parallel computer;a multiprocessor multiwindow visualization subsystem;data race detection based on execution replay for parallelapplications;the C_NET programming environment: an overview;P++, a C++ virtual shared grids based programming environment for architecture-independent development of structured grid applications;detection of concurrency-related errors in joyce;invariance properties in distributed systems;synchronization of parallel processes in distributed systems;statistical probabilistic clock synchronization algorithm;a SIMD architecture for medical imaging;computing the inner product on reconfigurable buses with shift switching;a novel sorting array processor;the time-parallel solution of parabolic partial differential equations using the frequency-filtering method;comparing the DAP, meiko and suprenum with a fluid dynamic benchmark and parallel detection algorithm of radar signals.
A single chip that can perform three-channel 1*4 serial color matrixing, 3*4 color matrixing, 3*3 (2-D) convolution, and a nine-TAP FIR filter has been designed in a 1- mu m gate array. The chip operates at 25 MHz and...
详细信息
A single chip that can perform three-channel 1*4 serial color matrixing, 3*4 color matrixing, 3*3 (2-D) convolution, and a nine-TAP FIR filter has been designed in a 1- mu m gate array. The chip operates at 25 MHz and is useful for color optimization in scanning applications using linear CCD sensors, in electronic imagingapplications using area sensors, and in a variety of image processingapplications such as edge direction, enhancement, filtering and precompression processing.< >
The authors describe a pattern recognition electronic trigger, built around an INTEL 80170NX analog neural network chip, supported by 10 full FASTBUS cards and 48 signal tap boards. One of the applications takes advan...
详细信息
The authors describe a pattern recognition electronic trigger, built around an INTEL 80170NX analog neural network chip, supported by 10 full FASTBUS cards and 48 signal tap boards. One of the applications takes advantage of the chip's parallelprocessing ability, using it as an analog arithmetic unit, to select isolated particles, based on 50 input signals. Preliminary performance results from data collected at the CDF (Collider Detector at Fermilab) high-energy physics experiment at Fermilab's proton-antiproton collider are shown.< >
Describes the design of the Aladdin architecture and the implementation of the prototype which Alliant Techsystems is under contract to deliver to DARPA and the Army's CCNVEO. The primary goal of the Aladdin proje...
详细信息
Describes the design of the Aladdin architecture and the implementation of the prototype which Alliant Techsystems is under contract to deliver to DARPA and the Army's CCNVEO. The primary goal of the Aladdin project is to design an architecture that has high throughput and is compact, programmable, modular, reconfigurable and scalable. The architecture must be suitable for automatic target recognition (ATR) and radar processing, get flexible enough to be reconfigured for applications such as avionics processing. The architecture is demonstrated in a soupcan-sized prototype that consists of 64 320C30's with 92 MBytes of memory, and 16 Alliant Techsystems proprietary parallel Recirculating Pipeline (PREP) chips supported by 512 KBytes of multiport memory. It has a throughput of 2 GFLOPS, 1 GOPS, 1056 MIPS, and can be programmed in Ada, C and Image Algebra.< >
An 8-channel 16-b charge-to-digital converter is described. Phothomic signals are inherently quantized and Poisson-noise limited. The diagram presented plots as binary exponents both the output code and the number of ...
详细信息
An 8-channel 16-b charge-to-digital converter is described. Phothomic signals are inherently quantized and Poisson-noise limited. The diagram presented plots as binary exponents both the output code and the number of input electrons for signals converted by a multichannel, fully parallel floating-point CDAS (charge-input data acquisition system) chip containing 8 ADCs (analog-to-digital converters). These converters use the RipSaw algorithm, named for the circular-saw-blade shape of the characteristic voltage-conversion waveform. The analog signal processor for each pipelined conversion channel is shown. Bandlimited integrators combined with dual, noise-shaping SHAs allow each channel to achieve a 55-kHz NEB (noise effective bandwidth) at 20 kS/s. The analog signal processor is combined with the RipSaw mantissa, exponent, and control logic to complete one CDAS channel. Each of the twelve switches in every CDAS is charge-compensated with slew rate and differential delay adjusted to optimized charge injection and/or partition noise.< >
UWGSP4 (University of Washington Graphics System Processor) consists of four parts: a parallel vector processor, a shared-memory system, an interconnection network, and a graphics subsystem. The parallel vector proces...
详细信息
ISBN:
(纸本)0879426381
UWGSP4 (University of Washington Graphics System Processor) consists of four parts: a parallel vector processor, a shared-memory system, an interconnection network, and a graphics subsystem. The parallel vector processor was provided mainly for imaging and general-purpose computing, whereas the main functions of the graphics subsystem are to generate realistic three-dimensional images and to draw the display screen. Among the four parts, the shared memory and the interconnection network were designed to fully support the parallel vector processor and graphics subsystem so as to yield high sustained performance. A discussion is presented of the architecture of UWGSP4, simulated performance figures for several imaging and graphics algorithms, and applications areas.
In some medical imaging (MI) departments two information systems have developed in parallel, a radiology information management system (RIMS) and a picture archiving and communication system (PACS). A connection betwe...
详细信息
ISBN:
(纸本)0879426381
In some medical imaging (MI) departments two information systems have developed in parallel, a radiology information management system (RIMS) and a picture archiving and communication system (PACS). A connection between the two applications is required to adequately support the medical imaging process and is vital to a completely digital MI department. The RIMS-PACS interface will provide the mechanism for single-point access to all of the information required by a radiologist for a diagnosis. The authors describe the results of the analysis of the two systems and outline possibilities for their interconnection. The high-level design of the RIMS-PACS interface as reported will satisfy the clinical users' need for single-point access to the data required for clinical radiology. It overcomes the obstacles presented by the low connectivity of the two applications. The complexity of the analysis required to design the interface highlights the need for more strategic planning before information systems are implemented.
A new stereo processing system for medical X-ray imaging, based on the principle of stereo imaging and display, is presented. The whole system consists of three subsystems: (1) the X-ray control unit, (2) the image ac...
详细信息
A new stereo processing system for medical X-ray imaging, based on the principle of stereo imaging and display, is presented. The whole system consists of three subsystems: (1) the X-ray control unit, (2) the image acquisition and processing subsystem, and (3) the stereo display subsystem. The parallel structure with two channels for X-ray image processing, the digital substraction angiography technique, and the stereo depth determination technique with the interaction mode are described. The architecture of the system and the improved reconstructed stereographic X-ray image display system are introduced. The merits of the system and applications are discussed.
暂无评论