检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

2,801 篇 会议
120 篇 期刊文献
26 篇 学位论文
15 册 图书

馆藏范围

2,962 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

1,626 篇 工学
- 1,410 篇 计算机科学与技术...
- 656 篇 软件工程
- 442 篇 电气工程
- 380 篇 电子科学与技术（可...
- 236 篇 信息与通信工程
- 149 篇 控制科学与工程
- 79 篇 动力工程及工程热...
- 60 篇 机械工程
- 53 篇 生物工程
- 49 篇 仪器科学与技术
- 45 篇 土木工程
- 43 篇 光学工程
- 40 篇 航空宇航科学与技...
- 36 篇 建筑学
- 33 篇 生物医学工程（可授...
- 32 篇 材料科学与工程（可...
- 15 篇 安全科学与工程
- 13 篇 化学工程与技术
437 篇 理学
- 238 篇 数学
- 134 篇 物理学
- 62 篇 系统科学
- 60 篇 生物学
- 31 篇 统计学（可授理学、...
- 25 篇 化学
132 篇 管理学
- 113 篇 管理科学与工程(可...
- 54 篇 工商管理
- 26 篇 图书情报与档案管...
29 篇 法学
- 27 篇 社会学
24 篇 经济学
- 24 篇 应用经济学
23 篇 医学
- 23 篇 临床医学
11 篇 教育学
7 篇 军事学
5 篇 文学
3 篇 农学
3 篇 艺术学

主题

804 篇 field programmab...
502 篇 hardware
326 篇 computer archite...
213 篇 field programmab...
179 篇 fpga
157 篇 reconfigurable a...
148 篇 application soft...
114 篇 reconfigurable c...
107 篇 parallel process...
107 篇 acceleration
105 篇 runtime
89 篇 computational mo...
81 篇 reconfigurable l...
81 篇 switches
80 篇 high performance...
79 篇 kernel
77 篇 routing
76 篇 random access me...
74 篇 costs
71 篇 digital signal p...

机构

22 篇 department of co...
13 篇 chitkara univers...
12 篇 institute of com...
8 篇 school of comput...
8 篇 school of comput...
8 篇 school of comput...
7 篇 tech univ dresde...
7 篇 embedded systems...
7 篇 karlsruhe instit...
7 篇 george washingto...
7 篇 fraunhofer iosb ...
7 篇 computer enginee...
6 篇 university of ch...
5 篇 nanyang technol ...
5 篇 rochester instit...
5 篇 national asic sy...
5 篇 chalmers univers...
5 篇 department of ee...
5 篇 xilinx inc. san ...
5 篇 department of co...

作者

33 篇 luk wayne
31 篇 wayne luk
12 篇 george alan d.
10 篇 goehringer diana
10 篇 koen bertels
10 篇 andreas koch
9 篇 w. luk
9 篇 michael hübner
8 篇 lam herman
8 篇 liu leibo
8 篇 koch dirk
8 篇 diana göhringer
8 篇 prasanna viktor ...
8 篇 underwood keith ...
8 篇 farhad mehdipour
8 篇 stephan wong
8 篇 jürgen becker
8 篇 bertels koen
8 篇 marcin lukowiak
7 篇 spallek rainer g...

语言

2,841 篇 英文
103 篇 其他
20 篇 中文
1 篇 德文
1 篇 俄文

检索条件"任意字段=Conference on Reconfigurable Technology - FPGAs for Computing and Applications"

共 2962 条记录，以下是81-90 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Integer-Based Homomorphic Encryption: Evaluation and FPGA Performance Enhancements 3

Integer-Based Homomorphic Encryption: Evaluation and FPGA Pe...

引用

3rd International conference on Communication, Control, and Intelligent Systems, CCIS 2024

作者： Singh, Gurdeep Mittal, Sonam Chitkara University Institute of Engineering and Technology Chitkara University Punjab India

ISBN: (纸本)9798331528201

In this paper, we provide a thorough literature review on the field of integer homomorphic encryption when it is incorporated into fpgas. Homomorphic encryption allows one to perform operations on ciphertexts and get results, that, when decrypted, match the outcome of operations performed on the plaintexts. First, different integer-based homomorphic encryption schemes are investigated, namely their efficiencies in implementation, their security, and compatibility with FPGA architecture. Finally, a comparative analysis table is presented that indicates some important parameters such as the encryption and decryption rates, resources needed, and the adaptability of each scheme. This survey is therefore intended to help researchers and practitioners make correct decisions on the integer homomorphic encryption designs that are suitable for their respective FPGA applications, given the increasing demand for secure data processing services in cloud computing and other environments where sensitive data is handled. © 2024 IEEE.

关键词： Computational efficiency Cryptographic hardware implementations Ethnicity Field Programmable Gate Arrays (fpgas) Hardware acceleration Homomorphic Encryption (HE) Integer-based Privacy-preserving computation Secure data processing Sustainable

来源：评论

学校读者我要写书评

暂无评论

RESEARCH OF FPGA-BASED NEURAL NETWORK ACCELERATORS

RESEARCH OF FPGA-BASED NEURAL NETWORK ACCELERATORS

引用

2024 International conference on Electrical Engineering and Intelligent Control, EEIC 2024

作者： Yang, Anqi Glassgow College University of Electronic Science and Technology of China Chengdu China

ISBN: (纸本)9781837242672

The rapid advancement of artificial intelligence and machine learning technologies has resulted in an increasing demand for high-performance computing resources. To enhance the execution speed of computational tasks, hardware accelerators are frequently utilized. These accelerators are commonly implemented using Application-Specific Integrated Circuits (ASICs), Graphics Processing Units (GPUs), and Field-Programmable Gate Arrays (fpgas). In recent years, FPGA-based neural network accelerators have gained significant attention in the research community. The inherent flexibility and programmability of fpgas offer a robust solution for markedly boosting computational power in intensive tasks. This article delves into the research advancements of FPGA-based neural network accelerators over recent years, providing a thorough analysis of their performance, energy efficiency, and scalability. By examining recently published literature on the subject, the article summarizes the key academic contributions in this area of study. Furthermore, it sheds light on the future development trends and potential research directions within the field of FPGA-based neural network accelerators. This comprehensive review aims to inform and guide ongoing and future research efforts in optimizing these accelerators for more effective and efficient artificial intelligence and machine learning applications. © The Institution of Engineering & technology 2024.

关键词： Program processors

来源：评论

学校读者我要写书评

暂无评论

Sleptsov net based reliable embedded system design on microcontrollers and fpgas 20

Sleptsov net based reliable embedded system design on microc...

引用

20th IEEE International conference on Embedded Software and Systems, ICESS 2024

作者： Xu, Ruiyao Zhang, Si Liu, Ding Zaitsev, Dmitry A. Xidian University School of Mechano-Electronic Engineering Xian71071 China The University of Derby School of Computing Derby United Kingdom

ISBN: (纸本)9798331540524

We present a novel methodology of embedded systems design based on Sleptsov net (SN) formalism. We use an SN as a graphical language of concurrent programming and as a modeling language for plant specification and integrated model composition. Among the advantages, we mention the applicability of formal verification techniques for reliable embedded system design, vivid graphical language, and compatibility of the tool-chain with different classes of hardware. Composed tool-chains are supplied with our ad-hoc tools for embedded systems design on both microcontrollers and fpgas. We develop a software SN machine for microcontrollers and a generator of Verilog programs for fpgas. Compared to known SN machine implementations on desktop computers and GPUs, we developed an indexed sparse matrix data structure to optimize both memory usage and performance. Benchmarks on real-life Sleptsov net programs show the robustness of the approach with considerably higher performance on FPGA. © 2024 IEEE.

关键词： Chains

来源：评论

学校读者我要写书评

暂无评论

Design and Simulation of RISC Processor Using Verilog 5

Design and Simulation of RISC Processor Using Verilog

引用

5th International conference on Inventive Research in computing applications, ICIRCA 2023

作者： Sudhanya, P. Kumar, Aryan Sharma, Tushar Agrawal, Akshat Srm Institute of Science and Technology Faculty of Engineering and Technology Department of Electronics and Communication Engineering Kattankulathur603203 India

ISBN: (纸本)9798350321425

Reduced Instruction Set Computer (RISC) Processors have recently become quite an important aspect of keeping up with all the advances in technology. This research presents a comprehensive study on the design and simulation of an improved RISC processor architecture on Field-Programmable Gate Arrays (fpgas). The objective is to enhance the performance, efficiency, and versatility of RISC processors by incorporating novel design techniques and optimizations. The proposed design mainly focuses on the improved design of the Arithmetic and Logic Unit (ALU). The effectiveness of the proposed design is evaluated through extensive simulations. The results demonstrate significant improvements in performance in time and total power. The findings of this study indicate that the improved RISC processor design offers a promising approach to address the increasing demands of modern computing systems. © 2023 IEEE.

关键词： Field programmable gate arrays (FPGA)

来源：评论

学校读者我要写书评

暂无评论

A novel approach for optical RIS aided VLC communication in 5G IoT networks 1

A novel approach for optical RIS aided VLC communication in ...

引用

1st International conference on Advanced computing and Emerging Technologies, ACET 2024

作者： Taneja, Ashu Soni, Dhruv Kumar Thakur, Kunal Rana, Ankita Chitkara University Chitkara University Institute of Engineering and Technology Punjab India

ISBN: (纸本)9798350367720

With the emergence of Internet-of-things (IoT) enabled consumer applications, there is widespread augmentation of IoT devices, smart wearables and smart consumer electronics. Owing to the limited capabilities of 5G sub 6GHz technology and millimeter wave (mmWave) technology, optical wireless communication (OWC) is widely adopted in the IoT networks for high data rates and high bandwidth applications. This paper presents a visible light communication (VLC) 5G IoT network that uses VLC transmitters to serve the network IoT nodes fitted with photodiodes (PDs). An optical reconfigurable intelligent surface (ORIS) is used to overcome the line-of-sight (LoS) signal obstructions through controlled reflection. The performance of the VLC network is investigated for achievable sum rate under different ORIS elements and different optical transmit powers. It is observed that 90% of the user nodes in the network achieve higher sum rate with increased N. Further, the effect of ORIS phase shift is evaluated. In the end, the performance comparison of different VLC communication setups is also investigated. © 2024 IEEE.

关键词： 5G mobile communication systems

来源：评论

学校读者我要写书评

暂无评论

Field Programmable Gate Array: An Extensive Review, Recent Trends, Challenges and applications 18

Field Programmable Gate Array: An Extensive Review, Recent T...

引用

18th INDIAcom;11th International conference on computing for Sustainable Global Development, INDIACom 2024

作者： Badhoutiya, Arti Jaffer, Zainb Hussein, Heba Mohammed Juyal, Ashima Mittal, Manisha Anand, Rohit Gla University Department of Electrical Engineering Mathura India Al-Farahidi University Medical Technical College Iraq Al-Zahrawi University College Department of Dentistry Karbala Iraq Uttaranchal Institute of Technology Uttaranchal University Department of Ece Dehradun India Gtbit Department of Ece New Delhi India New Delhi India

ISBN: (纸本)9789380544519

A field programmable gate array (FPGA) is a type of programmable logic device that the consumer can modify after production to carry out a variety of tasks, from fundamental logic gate operations to AI systems and beyond. More than 70,000 documents pertaining to FPGA have been found in the two most prominent scientific databases, Scopus and Clarivate Web of Science. These articles demonstrate the wide variety of FPGA-based applications, from navigation systems on Mars rovers to a new mechanism that allows the kilograms redefinition's magnetic suspension system. This paper provides a comprehensive overview of field-programmable gate arrays (fpgas), taking readers on a journey from the basics to sophisticated programming techniques. No matter how much or how little experience you have with FPGA programming, this study will be an invaluable resource for filling in the gaps in your knowledge. Readers will have a solid grounding in essential topics including FPGA architecture, hardware description languages, and synthesis. The present work addresses critical subjects such as FPGA architecture, hardware description languages, and synthesis, thereby providing readers with a robust foundation. Furthermore, it boldly ventures into the domain of advanced topics, including high-level synthesis and parallel processing, amplifying its appeal to seasoned FPGA enthusiasts. It is unequivocally evident that this work serves as an indispensable resource, equipping individuals from diverse backgrounds with the proficiency to fully exploit the remarkable potential of fpgas across a myriad of applications and industries. This study also provides an overview of the recent trends and evolution of the related applications. © 2024 Bharati Vidyapeeth, New Delhi.

关键词： advancement component FPDGs performance programming

来源：评论

学校读者我要写书评

暂无评论

Slotted Meander reconfigurable Antenna for 5G Application 5

Slotted Meander Reconfigurable Antenna for 5G Application

引用

5th International conference on Circuits, Control, Communication and computing, I4C 2024

作者： Rakshitha, R. Prabhakar, Parimala Naik, Saipriya Krishna Gowda, Kishan B Tauheed, Mohammed Ramaiah Institute of Technology Department of Electronics and Telecommunication Bengaluru India

ISBN: (纸本)9798331528539

This project involves the design and implementation of a reconfigurable antenna system tailored explicitly to 5G applications. The proposed slotted meander reconfigurable patch antenna for 5G communication has been designed with dimensions of 27.25 mm × 32.94 mm × 0.03 mm and features a non-uniform slotted meander configuration. The impedance matching and radiation characteristics of the antenna are greatly improved by these slots. The antenna is excited through a linear feeding technique and has been fabricated on a compact size of 42mmtimes 42mm with 1.575mm thick Rogers 5880 substrate. Designed antenna achieves a bandwidth below -15 dB in the range of 3.8 GHz to 5.5 GHz, encompassing the globally authorized FR1 spectrum. In addition to this, the antenna results in gain of 6.7dB and 4.9dB for the center frequency of 5.44 and 3.86 GHz. The proposed antenna's compact size and strong performance make it an ideal choice for 5G applications. The design aims to simulate and test optimized 5G use case antennas capable of dynamically reconfiguring operational parameters like frequency, polarization, or radiation pattern for real-time optimum performance, with the design and simulations conducted using HFSS software and results obtained accordingly. © 2024 IEEE.

关键词： 5G mobile communication systems

来源：评论

学校读者我要写书评

暂无评论

Enabling reconfigurable HPC through MPI-based Inter-FPGA Communication 23

Enabling Reconfigurable HPC through MPI-based Inter-FPGA Com...

引用

37th ACM International conference on Supercomputing (ACM ICS)

作者： Contini, Nicholas Ramesh, Bharath Suresh, Kaushik Kandadi Tran, Tu Michalowicz, Ben Abduljabbar, Mustafa Subramoni, Hari Panda, Dhabaleswar Ohio State Univ Dept Comp Sci & Engn Columbus OH 43210 USA

ISBN: (纸本)9798400700569

Modern HPC faces new challenges with the slowing of Moore's Law and the end of Dennard Scaling. Traditional computing architectures can no longer be expected to drive today's HPC loads, as shown by the adoption of heterogeneous system design leveraging accelerators such as GPUs and TPUs. Recently, fpgas have become viable candidates as HPC accelerators. These devices can accelerate workloads by replicating implemented compute units to enable task parallelism, overlapping computation between and within kernels to enable pipeline parallelism, and increasing data locality by sending data directly between compute units. While many solutions for inter-FPGA communication have been presented, these proposed designs generally rely on inter-FPGA networks, unique system setups, and/or the consumption of soft logic resources on the chip. In this paper, we propose an FPGA-aware MPI runtime that avoids such shortcomings. Our MPI implementation does not use any special system setup other than plugging FPGA accelerators into PCIe slots. All communication is orchestrated by the host, utilizing the PCIe interconnect and inter-host network to implement message passing. We propose advanced designs that address data movement challenges and reduce the need for explicit data movement between the device and host (staging) in FPGA applications. We achieve up to 50% reduction in latency for point-to-point transfers compared to application-level staging.

关键词： MPI FPGA heterogeneous computing OpenCL distributed computing high performance computing

来源：评论

学校读者我要写书评

暂无评论

Frequency reconfigurable Wearable Antenna Using Varactor Diode

Frequency Reconfigurable Wearable Antenna Using Varactor Dio...

引用

2024 International conference on Innovative computing, Intelligent Communication and Smart Electrical Systems, ICSES 2024

作者： Thambiraja, Vijayandren Gunasekaran, Shanmuka Rooban Sabapathy, Thennarasan Jusoh, Muzammil Jais, Mohd Ilman Ehkan, Phaklen Centre of Excellence Faculty of Electronic Engineering Technology Perlis Arau Malaysia Faculty of Electronic Engineering Technology Perlis Arau Malaysia

ISBN: (纸本)9798331543617

In this work, a frequency reconfigurable wearable antenna incorporating a varactor diode is proposed. The antenna is designed using a Felt substrate, chosen for its lightweight, flexible, and low-loss properties, making it particularly suitable for wearable applications. The conductive element is fabricated using Shieldit Super™, a highly conductive material that ensures efficient RF performance while maintaining the mechanical flexibility required for integration with wearable devices. The antenna design includes a complete DC biasing circuitry to control the varactor diode's operation. The biasing network is carefully integrated to minimize interference with the antenna's RF performance. The design and simulation were carried out using CST Microwave Studio, an electromagnetic simulation tool widely used for antenna analysis. The proposed design achieves frequency tuning in the range of 2.38 GHz to 2.55 GHz by applying a reverse bias voltage between 0 V and 8 V to the varactor diode. This continuous tuning capability is critical for wearable applications requiring adaptability to changing environments or multiple communication standards. Additionally, the antenna achieves a bandwidth of 380 MHz, spanning from 2.27 GHz to 2.65 GHz, which further enhances its versatility for broadband applications. The gain of the antenna remains stable across the tuning range, which is an essential parameter for wearable antennas to maintain consistent performance. The results indicate that the proposed design effectively combines frequency reconfigurability with stable gain and bandwidth performance. This makes it a strong candidate for wearable applications, particularly in environments where frequency flexibility and compact, lightweight designs are critical. Future work could focus on optimizing the biasing circuitry for lower power consumption and exploring the integration of this antenna with textile-based systems for enhanced usability. © 2024 IEEE.

关键词： Wearable antennas

来源：评论

学校读者我要写书评

暂无评论

Compact-size frequency reconfigurable antenna for sub-6 GHz 5G applications 5th

Compact-size frequency reconfigurable antenna for sub-6 GHz ...

引用

5th International conference on Advances in AI for Biomedical Instrumentation, Electronics and computing, ICABEC 2023

作者： Kumar, Sachin Nagpal, Himanshu Singh, Ghanshyam Harlan, L. Department of Electronics and Communication Engineering SRM Institute of Science and Technology Kattankulathur India Department of Electronics and Communication Engineering Ajay Kumar Garg Engineering College Ghaziabad India Department of Electronics and Communication Engineering Feroze Gandhi Institute of Engineering and Technology Raebareli India

ISBN: (纸本)9781032642987

In this work, a frequency adaptable planar monopole antenna is designed for use in 5G communication systems. The proposed antenna is made up of two patches, a partial ground plane, and a 50-W microstrip feed line. The lower patch is a conventional rectangular patch and the upper patch is a modified trapezoidal-shaped ring. An RF PIN diode is added between the bottom and top patches to offer frequency diversity. The antenna can be tuned to operate in the sub-6 GHz 5G (3.4-5.8 GHz and 2.4-2.8 GHz) frequency bands, when the diode is turned ON and OFF. © 2024 The Author(s).

关键词： Slot antennas

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共297页 << < 5 6 7 8 9 10 11 12 13 14 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：