Delay minimization of carry look-ahead adders using the enhanced multiple output domino logic (EMODL), is investigated. Delay versus tree height, using an analytical transistor sizing technique, is analyzed, and the t...
详细信息
Delay minimization of carry look-ahead adders using the enhanced multiple output domino logic (EMODL), is investigated. Delay versus tree height, using an analytical transistor sizing technique, is analyzed, and the trade-off between the tree height and the number of stages is discussed. Four architectures for a 32-bit adder are compared at the layout level and experiments show that the number of stages is more critical for delay optimization. Mask level simulations predict an aggressive 2.1 ns critical path for the best architecture using a 1.2 micron CMOS technology. The simulation procedure is verified by fabrication.< >
This conference proceedings contains 133 papers from a conference on logic circuit design automation. Topics discussed include asynchronous circuit design, sequential circuit analysis and optimization, fast algorithms...
详细信息
ISBN:
(纸本)0897915771
This conference proceedings contains 133 papers from a conference on logic circuit design automation. Topics discussed include asynchronous circuit design, sequential circuit analysis and optimization, fast algorithms for layout analysis, new ideas in technology mapping, logic circuit test generation, timing estimation and verification, optimization of analog circuits, optimal tree construction, high level design implementation, technology mapping for field programmable gate arrays, design for testability, extending the applicability of Boolean decision diagrams, information modeling, field programmable gate array layout and partitioning, digital signal processor synthesis, simulation and analysis of digital circuits, large-scale layout compaction, testing of delay and bridging faults, retiming and timing analysis in sequential synthesis, fault simulation and diagnosis, placement and floorplanning, performance-driven routing, advances in logic synthesis, high speed interconnects analysis, electrical modeling and simulation, and VLSI circuit partitioning.
The proceedings contain 26 papers. The special focus in this conference is on Computer Performance modeling, Measurement and Evaluation. The topics include: Parallel simulation;properties and analysis of queueing netw...
ISBN:
(纸本)9783540572978
The proceedings contain 26 papers. The special focus in this conference is on Computer Performance modeling, Measurement and Evaluation. The topics include: Parallel simulation;properties and analysis of queueing network models with finite capacities;performance analysis and optimization with the power-series algorithm;multiprocessor and distributed system design;response time distributions in queueing network models;fast simulation of rare events in queueing and reliability models;an inlxoduction to modeling dynamic behavior with time series analysis;issues in trace-drivensimulation;maximum entropy analysis of queueing network models;performance modeling using DSPN express;relaxation for massively parallel discrete event simulation;an overview of tes processes and modeling methodology;performance engineering of client-server systems;queueing networks with finite capacities;performance instrumentation techniques for parallel systems;a survey of bottleneck analysis in closed networks of queues;software performance engineering;performance measurement using system monitors;providing quality of service packet switched networks;dependability and performability analysis;architectures and algorithms for digital multimedia on-demand servers;analysis and control of polling systems;modeling and analysis of transaction processing systems.
A graphical user interface concept for a parametric and statistical design optimization system based on the response surface modeling (RSM) methodology is presented. The interface implements a new approach based on th...
详细信息
A graphical user interface concept for a parametric and statistical design optimization system based on the response surface modeling (RSM) methodology is presented. The interface implements a new approach based on the interaction of the user with a graphical representation of the RSM flow which makes the algorithm easy and transparent to inexperienced users while also enforcing the correct sequence of operations in a very natural way. The learning time associated with the RSM methodology, which is now the main stumbling block for the widespread use of statistical design, can be considerably reduced. The application of this approach to parametric optimization has been implemented and verified with a practical example, giving excellent results.
A new model is presented for the simulation of large and complex systems by exploiting concurrency. Composite ELSA is a distributed asynchronous event-drivensimulation model which combines the conservative and optimi...
详细信息
A new model is presented for the simulation of large and complex systems by exploiting concurrency. Composite ELSA is a distributed asynchronous event-drivensimulation model which combines the conservative and optimistic synchronization protocols, while preserving their respective advantages. This model assigns synchronization classes to processes or a hierarchy of processes, which are based on attributes of conservatism or degree of optimism. These attributes can be dynamically updated during the course of simulation, enabling processes to switch smoothly between synchronization classes. A locally optimistic synchronization protocol is introduced, and comparisons are made with two traditional protocols for parallel logic simulation on distributed memory MIMD machines.< >
Deep-submicron, thin fully depleted (TFD) SOI MOSFETs are potentially viable for future ULSI technology, and they also have potential applications in low-power circuits. However as they are aggressively scaled down, p...
详细信息
Deep-submicron, thin fully depleted (TFD) SOI MOSFETs are potentially viable for future ULSI technology, and they also have potential applications in low-power circuits. However as they are aggressively scaled down, premature breakdown and off-state latch, attributed to the parasitic BJT driven by impact-ionization, threaten their viability. Reliable modeling of these effects requires a non-local analysis of impact ionization, as opposed to conventional local-field analyses that tend to over-predict the carrier generation rate. Furthermore, to study the mentioned effects at the circuit level, the models have to be compact while reflecting the underlying device physics. In this paper we describe the development and implementation of a non-local model for impact ionization in fully depleted SOI MOSFETs in both strong and weak inversion, and we discuss application of the device model in our predictive circuit simulator SOISPICE-2 to design optimization of scaled SOI CMOS.< >
PCUBE, a performance driven placement algorithm for minimizing power consumption, is described. The problem is formulated as a constrained programming problem and is solved in two phases: global optimization and slot ...
详细信息
PCUBE, a performance driven placement algorithm for minimizing power consumption, is described. The problem is formulated as a constrained programming problem and is solved in two phases: global optimization and slot assignment. The objective function used during either phase is the total weighted net length, where net weights are calculated as the expected switching activities of gates driving the nets. Constraints on total path delays are also accounted for. On average, PCUBE reduces power consumption due to interconnect by 7% at the expense of 8% increase in the total wire length and 2% increase in circuit delay.< >
Simulated annealing adapted to continuous variables is used to determine the synaptic coefficients of an analog multilayer neural network, approximating any continuous function of one or several variables. The open el...
详细信息
Simulated annealing adapted to continuous variables is used to determine the synaptic coefficients of an analog multilayer neural network, approximating any continuous function of one or several variables. The open electrical simulator SPICE-PAC driven by simulated annealing produces a globally optimal set of synaptic weights, in a reasonable time and without requiring heavy and inaccurate gradient computations. The authors illustrate and improve the weights-tuning strategy through two simple examples.< >
This paper presents an interactive engineering environment for dextrous workspace analysis of manipulators. The environment contains a mechanical system modeling tool, an automatic differentiation package, and numeric...
详细信息
A novel method for circuit optimization in the face of manufacturing process variations is presented. It is based on the characterization of the feasible design space by worst-case points and related gradients. The ex...
详细信息
A novel method for circuit optimization in the face of manufacturing process variations is presented. It is based on the characterization of the feasible design space by worst-case points and related gradients. The expense for this characterization is linear with the number of circuit performances. A deterministic optimization procedure based on the so-called worst-case distances is introduced, combining nominal and tolerance design in a single design objective. The entire optimization process with regard to performance, yield, and robustness uses sensitivity analyses and requires a much smaller number of simulations than the Monte-Carlo-based approaches. Moreover, the proposed method takes into account the partitioning of the parameter space into deterministic and statistical parameters which is an inherent property of integrated circuit design.< >
暂无评论