This Volume 4228 of the conference proceedings contains 45 papers. Topics discussed include computer aided design for microelectronics and microelectromechanical devices, advanced design method, high level synthesis a...
详细信息
This Volume 4228 of the conference proceedings contains 45 papers. Topics discussed include computer aided design for microelectronics and microelectromechanical devices, advanced design method, high level synthesis and testing, device modeling, analog circuits design and synthesis, new circuits and systems.
Packaging high power radio frequency integrated circuits (RFICs) in low temperature cofired ceramic (LTCC) presents many challenges. Within the constraints of LTCC fabrication, the design must provide the usual electr...
详细信息
ISBN:
(纸本)9783037851814
Packaging high power radio frequency integrated circuits (RFICs) in low temperature cofired ceramic (LTCC) presents many challenges. Within the constraints of LTCC fabrication, the design must provide the usual electrical isolation and interconnections required to package the IC, with additional consideration given to RF isolation and thermal management. While iterative design and prototyping is an option for developing RFIC packaging, it would be expensive and most likely unsuccessful due to the complexity of the problem. To facilitate and optimize package design, thermal and mechanical simulations were used to understand and control the critical parameters in LTCC package design. The models were validated through comparisons to experimental results. This paper summarizes an experimentally-validated modeling approach to RFIC package design, and presents some results and key findings.
The proceedings contain 99 papers. The topics discussed include: run-time adaptive hardware accelerator for convolutional neural networks;design and analysis of a leading one detector-based approximate multiplier on F...
ISBN:
(纸本)9783800755899
The proceedings contain 99 papers. The topics discussed include: run-time adaptive hardware accelerator for convolutional neural networks;design and analysis of a leading one detector-based approximate multiplier on FPGA;extending a RISC-V core with an AES hardware accelerator to meet IOT constraints;memristive logic-in-memory implementations: a comparison;a low-noise high-speed comparator for a 12-bit 200-MSps SAR ADC in a 28-nm CMOS process;A 2GS/s 10-bit time-interleaved capacitive DAC for self-interference-cancellation application;implementation of a low power decimation filter in a 180 nm HV-CMOS technology for a neural recording front-end;and analog baseband filter and variable-gain amplifier for automotive radars in 22 nm FD-SOI CMOS.
In the realm of machine-learning (ML)-based electronic design automation (EDA), several factors contribute to inefficiency, posing various challenges. Initially, the lack of flexibility in input structures hinders the...
详细信息
In the realm of machine-learning (ML)-based electronic design automation (EDA), several factors contribute to inefficiency, posing various challenges. Initially, the lack of flexibility in input structures hinders the sharing of information across different circuit topologies. In addition, substantial costs are incurred in terms of simulation run times during the data generation process due to the necessity of creating a large training dataset for each circuit topology. To this effect, in this article, we address the dual problem of how to: 1) develop a general unified surrogate model that can handle a variety of circuit topologies and 2) employ previously trained models and adapt them to new models. We provide a formulation for transforming 3-D electromagnetic (EM) circuits into versatile circuit graphs, for a variety of topologies, imbued with structural information. The absence of such frameworks represents a gap in ML-based EDA, which we fill by providing a set of building blocks to achieve significant improvements in modeling tasks. Finally, we present a versatile forward modeling framework that allows one to quickly obtain the output response given a set of design parameters. We achieve the overarching goal of reducing the resources needed to create an ML model library for signal integrity (SI) applications in microelectronics packaging.
In recent years, fan-out wafer-level package (FOWLP) has gained widespread attention in integrated circuit industry due to its significant potential in enhancing packaging performance, reducing costs and minimizing si...
详细信息
In recent years, fan-out wafer-level package (FOWLP) has gained widespread attention in integrated circuit industry due to its significant potential in enhancing packaging performance, reducing costs and minimizing size. However, accurate prediction of warpage in FOWLP remains a formidable challenge, as conventional prediction methods often suffer from prolonged iterative cycles and high computational costs. This study integrates the finite element method (FEM) with artificial intelligence (AI) techniques to develop highly accurate and efficient warpage prediction model for FOWLP based on varying chip sizes and spacings. Automated modeling and data generation were performed using simulation technique and python scripts, resulting in the creation of two datasets of different scales for regression training and optimization. Prediction results indicate that Residual Network-152 (ResNet-152) performs best on smaller datasets, while Global Context Vision Transformer-Tiny (GCViT-Tiny) exhibits greater stability on larger datasets. The Huber loss function was employed to optimize the deep learning (DL) model weights through backpropagation, significantly improving both training efficiency and prediction accuracy. Additionally, the reliability and practicality of the DL model were validated by performing simulations and AI predictions on structures not included in the dataset. Finally, the trained DL model provided brief technical guidance for optimizing warpage in wafers for the integrated circuit industry. In terms of efficiency, DL models offer a clear advantage in industrial applications. The research results provide effective theoretical support and practical guidance for FOWLP optimum design and reliability assessment, demonstrating significant application potential.
This paper presents the design and modeling of a Bluetooth Low Energy (BLE) All-Digital Phase-Locked Loop (ADPLL) for 28nm CMOS technology. A behavioral model was developed and implemented using event-driven simulatio...
详细信息
As microelectronic devices continue to shrink and process requirements become ever more stringent, plasma modeling and simulation becomes increasingly more attractive as a tool for design, control, and optimization of...
详细信息
As microelectronic devices continue to shrink and process requirements become ever more stringent, plasma modeling and simulation becomes increasingly more attractive as a tool for design, control, and optimization of plasma reactors. A brief introduction and overview of the plasma reactor modeling and simulation problem is presented in this paper. The problem is broken down into smaller pieces (reactor, sheath. microfeature. and crystal lattice) to address the disparity in length scales. A modular approach also helps to resolve the issue of disparity in time scales. (C) 2000 Elsevier Science S.A. All rights reserved.
This work presents a physically based simulation evaluation of the effects of single ionizing particles and displacement damage on logic inverter gates in a complementary metal-oxide semiconductor (CMOS) with 180 nm s...
详细信息
ISBN:
(数字)9798350393002
ISBN:
(纸本)9798350393019
This work presents a physically based simulation evaluation of the effects of single ionizing particles and displacement damage on logic inverter gates in a complementary metal-oxide semiconductor (CMOS) with 180 nm structure size. A technology computer-aided-design (TCAD) model is combined with a radiation model to allow the simulation of charged particles with a linear energy transfer (LET) between 1 and 100 $\frac{M e V \cdot c m^simulation}{m g}$ . For displacement damage simulation, proton energies between 1 and 10 MeV and neutron energies between 1.6 and 14 MeV have been evaluated to estimate the resulting transistor threshold voltages.
This paper proposes a calculation methodology for assessing the parasitic inductance within an IC package. As a case study, the BCD technology of one of the top IC suppliers was used. The results will be evaluated aga...
详细信息
ISBN:
(数字)9798350393002
ISBN:
(纸本)9798350393019
This paper proposes a calculation methodology for assessing the parasitic inductance within an IC package. As a case study, the BCD technology of one of the top IC suppliers was used. The results will be evaluated against FEM calculations in a well vetted commercial software.
As Network on chip (NoC) architecture de-velops as an solution of interconnection in System on chip (SoC) designs, a detailed and flexible interconnection network model integrated in a full system evaluation frame-wor...
详细信息
As Network on chip (NoC) architecture de-velops as an solution of interconnection in System on chip (SoC) designs, a detailed and flexible interconnection network model integrated in a full system evaluation frame-work becomes necessary. In this paper, we first present a mixed abstraction level modeling methodology for the performance evaluation of NoC architecture. Then based on our mixed level modeling methodology, we develop a full system mixed-level NoC evaluation and verification plat-form. Aiming to explore the details of the performance evaluation and hardware verification of interconnection part, we build NoC router at cycle-accurate, bus cycle level and build SoC peripherals at approximately time, bus phase transaction level which intend to gain higher simu-lation speed, and lower step to relative development of software. The experimental results show that the mixed-level NoC evaluation platform can achieve both detailed architecture exploration and fast simulation speed.
暂无评论