The authors present details of a charge-based circuit simulation model which is continuous from subthreshold to strong inversion and is therefore suitable for analog design. The model has been implemented in the SPICE...
详细信息
The authors present details of a charge-based circuit simulation model which is continuous from subthreshold to strong inversion and is therefore suitable for analog design. The model has been implemented in the SPICE2 program. The model equivalent circuit is shown, and a set of simulated subthreshold characteristics for an n-channel device is presented. The current is smooth and continuous from cutoff through subthreshold to strong inversion, and the influence of the kink effect can be seen in increasing the inverse subthreshold slope with increasing drain bias. Sample capacitance characteristics are illustrated, and these are also smooth and continuous into subthreshold, allowing accurate small-signal simulation and enhancing convergence in transient simulation. Good modeling of the drain conductance is achieved throughout the kink region, ensuring correct prediction of circuit small-signal gain. In the frequency domain, the model predicts the correct behavior of drain admittance, which is particularly important in analog design. The typical measured threshold shift dependence on total radiation dose is also illustrated.< >
A model is developed describing Zn outdiffusion during epitaxial growth of a Double Heterostructure Bipolar Transistor (DHBT) structure. This model is used for the design of the highly p-doped base layer. Experimental...
详细信息
A model is developed describing Zn outdiffusion during epitaxial growth of a Double Heterostructure Bipolar Transistor (DHBT) structure. This model is used for the design of the highly p-doped base layer. Experimental results confirm the calculated doping profiles.
An optimization strategy for BiCMOS gates is described. A simple gate delay model is proposed whose parameters can be extracted with SPICE simulations. Therefore a device model can be precise, while keeping the optimi...
详细信息
An optimization strategy for BiCMOS gates is described. A simple gate delay model is proposed whose parameters can be extracted with SPICE simulations. Therefore a device model can be precise, while keeping the optimization procedure simple and unchangeable in any device generation. With the proposed procedure, BiCMOS gate delays can be calculated quickly and optimized efficiently just by looking up design tables that are obtained easily and are applicable to any design with the same device technology. The sizing strategy of cascaded drivers is also studied. BiCMOS-BiCMOS cascaded buffers are optimized when the scale-up factor is e/sup 2.3/, while BiCMOS-CMOS cascaded buffers become the fastest when the scale-up factor, e/sup 1.6/, is employed. The strategy was successfully applied to the design of high-speed BiCMOS static-RAM (SRAM) macros for standard cell libraries.< >
A simple unified analytical ferroelectric model has been developed based on an effective field assumption and statistical physics, which covers ferroelectric hysteresis, switching, and phase transitions including firs...
详细信息
A simple unified analytical ferroelectric model has been developed based on an effective field assumption and statistical physics, which covers ferroelectric hysteresis, switching, and phase transitions including first and second order phase transitions as well as Curie-Weiss law. The model parameters may be extracted from measured data using commercial customizable optimization tools such as SmartSpice's Optimizer. The model can be used for modeling, simulation and statistical process control for ferroelectric nonvolatile memory design and fabrication.
An approach to switch modeling that provides an excellent compromise between accuracy and performance and requires only minor modifications to basic gate-level simulators is described. The evaluation technique is full...
详细信息
An approach to switch modeling that provides an excellent compromise between accuracy and performance and requires only minor modifications to basic gate-level simulators is described. The evaluation technique is fully compatible with the VHDL (VHSIC hardware description language) specification. Switch and node models are implemented as primitive elements to achieve maximum performance, but models could also be implemented entirely in VHDL source code. MCC has successfully run the VHDL system based on this approach on a variety of test circuits, and it is now in general release. The model and its integration with a VHDL simulator are discussed, a design example is presented, and some refinements to the switch model are described.
From the physical insights provided by the universal effective mobility versus effective vertical electric field curve for electrons in MOS inversion layers, a simple general expression for the gate voltage dependence...
详细信息
From the physical insights provided by the universal effective mobility versus effective vertical electric field curve for electrons in MOS inversion layers, a simple general expression for the gate voltage dependence of the effective electron mobility is derived for use in SPICE circuit simulation. This expression is quite accurate over a wide range of channel doping concentrations and gate oxide thicknesses, without the need for fitting parameters, such as the theta parameter of the current SPICE level 3 mobility degradation model. It is, therefore, a much more universal model than the present SPICE level 3 mobility expression. Furthermore, the relative accuracy of this new model compared to the current SPICE model is expected to increase at the higher vertical electric fields typical of submicrometer oxide semiconductor field effect transistors (MOSFETs).< >
Chemical vapor deposition (CVD) processes involve the complex interaction of gas-phase chemical reaction, fluid-mechanical transport, and heterogeneous chemical reaction at the deposition surface. As with most CVD pro...
详细信息
Chemical vapor deposition (CVD) processes involve the complex interaction of gas-phase chemical reaction, fluid-mechanical transport, and heterogeneous chemical reaction at the deposition surface. As with most CVD processes, it is believed that computational simulation of diamond CVD can play an important role in developing a quantitative understanding that will facilitate reactor design and process control. While there is much yet to be learned about the underlying chemistry of diamond growth, there has been progress in developing the computational tools need to model such processes. The authors a modeling approach that has proved successful in combustion research and CVD for microelectronics applications and suggest its application to diamond growth.
A design and layout technique which allows the use of the parasitic bipolar collector resistance as a load component in common emitter stages is discussed. This is achieved by using an extra collector contact in a for...
详细信息
A design and layout technique which allows the use of the parasitic bipolar collector resistance as a load component in common emitter stages is discussed. This is achieved by using an extra collector contact in a force-sense arrangement. This removes the need for another load component, thereby reducing area, but more importantly the parasitic collector resistance is no longer limiting the transistor speed. The principle of operation is verified with fabricated transistors. The technique is applied to a bipolar/CMOS analog voltage comparator, and a speed improvement of a factor of three is obtained over a previous design in the same process which does not employ this technique. simulation results for a voltage comparator designed by the technique, which resolved 12 b in 40 ns, are presented.< >
A compact SPICE model to stimulate an EPROM cell is presented. Starting from the physics-based MOS model and taking into account impact ionization and the parasitic bipolar effect, 'avalanche' leading to snap-...
详细信息
A compact SPICE model to stimulate an EPROM cell is presented. Starting from the physics-based MOS model and taking into account impact ionization and the parasitic bipolar effect, 'avalanche' leading to snap-back is described. Gate current, based on the 'lucky-electron' model, is integrated in one dimension along the channel. The floating gate voltage is induced by external biases and trapped charges. Threshold voltage as seen from the control gate is issued. Results from simulations of transient behavior during writing and reading operations are shown;they were satisfactorily used for the submicron cell in the design of the 16 megabit EPROM.
A computer-aided-design (CAD) architecture for microelectromechanical systems is presented in which conventional mask layout and process simulation tools are linked to three-dimensional mechanical CAD and finite-eleme...
详细信息
A computer-aided-design (CAD) architecture for microelectromechanical systems is presented in which conventional mask layout and process simulation tools are linked to three-dimensional mechanical CAD and finite-element tools for analysis and simulation. The architecture is exercised at an elementary level by modeling the first steps of the MIT baseline CMOS process. An architecture for an object-oriented material property simulator is shown in which material properties and their process dependence are stored and are accessed based on the specific process conditions.< >
暂无评论