The laborious task of implementing a new device model in a circuit simulator has long been recognized as a painful bottleneck to device modeling. In contrast to the conventional circuit simulators which employ a built...
详细信息
The laborious task of implementing a new device model in a circuit simulator has long been recognized as a painful bottleneck to device modeling. In contrast to the conventional circuit simulators which employ a built-in model library approach, iSMILE generates and links all the necessary codes automatically from a minimal set of model descriptions contained in a user's model input file. Users are completely shielded from the internal complexity of the program when implementing new models. This flexibility of extraction and by comparing circuit simulation results in terms of performance and accuracy. iSMILE has been used successfully as a CAD tool for the development of new models for high-speed optoelectronic integrated circuits.
The author describes hardware description languages (HDLs) and various levels of abstraction. He then examines applications of these languages for teaching purposes. This is illustrated by use of examples in commonly ...
详细信息
The author describes hardware description languages (HDLs) and various levels of abstraction. He then examines applications of these languages for teaching purposes. This is illustrated by use of examples in commonly used teaching HDLs. The VHSIC HDL (VHDL) and the possibility of its being used as a teaching tool are described. The requirements for a small hardware oriented subset of VHDL are also discussed.< >
A novel algorithm, called Newton waveform relaxation, for solving large differential algebraic systems which arise from circuit simulation is discussed. It will be compared to waveform relaxation, waveform relaxation ...
详细信息
A novel algorithm, called Newton waveform relaxation, for solving large differential algebraic systems which arise from circuit simulation is discussed. It will be compared to waveform relaxation, waveform relaxation Newton (WRN), and direct methods. This approach has been implemented as a SPICE level circuit simulator called WCAzM (waveform circuit analyzer with macromodeling) and was found to be as much as three times faster than a direct method and always faster than WRN for the circuits benchmarked. Furthermore it was found that the number of model evaluations required by WCAzM was as much as seven times smaller than a direct method. These numbers indicate that further improvements in speed can be made.< >
It is noted that challenges to the improvement of quality and reliability in VLSI circuits come from the rapid advances of CMOS fabrication technologies. To provide circuit designers with the means for designing circu...
详细信息
It is noted that challenges to the improvement of quality and reliability in VLSI circuits come from the rapid advances of CMOS fabrication technologies. To provide circuit designers with the means for designing circuits that can utilize the full reliability potential of the fabrication technology, a circuit reliability simulator has been developed. Key reliability concerns in VLSI circuits and microsystems include hot-carrier damage, electromigration, time-dependent dielectric breakdown, packaging damage, radiation damage, and contamination of oxides and junctions. The authors describe several salient modeling requirements for reliability simulations at the detailed circuit design level using the SPICE circuit simulator as the key module.< >
A developmental approach for hardware implementations of neural networks is presented. Neural network architectural representations including both behavioral and structural influences are presented using the VHSIC Hig...
详细信息
A developmental approach for hardware implementations of neural networks is presented. Neural network architectural representations including both behavioral and structural influences are presented using the VHSIC High-Level Description Language (VHDL). VHDL design entities and configurations are applied to neural network algorithm development and simulation. Neural network design interchange formats are discussed.< >
A novel algorithm based on the Newton projection scheme [1] is proposed to improve the convergence behavior of circuit simulation. The computation experiment shows that the number of iterations to achieve convergence ...
详细信息
A novel algorithm based on the Newton projection scheme [1] is proposed to improve the convergence behavior of circuit simulation. The computation experiment shows that the number of iterations to achieve convergence in Newton-Raphson method can be cut by as much as twenty nine-fold, and the convergence behavior of the Newton iteration is made much more robust using this algorithm. Moreover, the implementation of the proposed algorithm in conventional circuit simulators such as SPICE is very easily done. Both the theoretical background and actual implementation of the algorithm are discussed. The experimental circuit and simulation results are also shown.
Integration of process, device and circuit simulation tools is desirable in modern process development and circuit design, as it allows rapid assessment of the impact of a new process or process change on circuit perf...
详细信息
Integration of process, device and circuit simulation tools is desirable in modern process development and circuit design, as it allows rapid assessment of the impact of a new process or process change on circuit performance, [1]. This paper presents an efficient scheme for the extraction of MOSFET linear region SPICE level 3 parameters from numerical device simulations. Carrier concentrations, potential and mobility are used to derive a total of seven linear region parameters from three off-state bias points. This is in contrast to standard curve fitting techniques where twenty or, more on-state bias points would typically be used to obtain the required parameters.
A description is given of the optimization methodology applied by the PRECISE computer program for the synthesis of analog ASICs. The application of simulation and optimization technology allows engineers to determine...
详细信息
A description is given of the optimization methodology applied by the PRECISE computer program for the synthesis of analog ASICs. The application of simulation and optimization technology allows engineers to determine easily and automatically the element values and geometries needed to reach desired or measured analog circuit performance. The integration of both technologies to determine the optimum design parameters necessary to reach circuit objectives specified by the designer is described. Optimization in AC, DC, and transient domains can occur simultaneously to account for the interdependencies of the circuit element value in those domains. In addition, the optimization process can take place in discrete and constrained design parameter space so that the technological limits are accounted for and the optimal drawn lengths and widths are manufacturable. The optimization approach can be a powerful tool for the design of analog ASICs.< >
A combinational fault simulator using two-way parallelism and a number of refinements to reduce memory usage is presented. The results show the approach to be generally superior to the basic parallel patterns single f...
详细信息
A combinational fault simulator using two-way parallelism and a number of refinements to reduce memory usage is presented. The results show the approach to be generally superior to the basic parallel patterns single fault propagation (PPSFP) algorithm. One of the refinements, processing to encourage the sharing of fault machine indices by independent faults, appears to require substantially more processing time than it saves during simulation. The remaining preprocessing steps are comparable to those used for basic PPSFP, and are highly justified by their run-time savings. The concept of adjusting the parallelism factor to account for increasingly random-resistant faults seems to work quite well.< >
To achieve acceptable performance, virtual memory systems generally rely on the presence of a high degree of spatial and temporal reference locality during code execution. The enormous quantity of intricately related ...
详细信息
To achieve acceptable performance, virtual memory systems generally rely on the presence of a high degree of spatial and temporal reference locality during code execution. The enormous quantity of intricately related data typically found in logic simulation makes this a dubious assumption. There simply is no way to statically organize circuit representation data to ensure locality. This phenomenon is explored through the analysis of address reference data obtained from a logic tester monitoring simulation execution on a general-purpose virtual memory workstation. Data from code compilation runs are included to illustrate the differences in reference behavior found between logic simulation and more conventional applications. An improved virtual memory management scheme based on speculative references and tuned to logic simulation is presented.< >
暂无评论