This paper deals with the detail of identifying human factors in In-vehicle Intelligent Transport Information System (ITIS) and reveals the consequence of the effect of ITIS on driver-vehicle interface. On the basis o...
详细信息
ISBN:
(纸本)0780373464
This paper deals with the detail of identifying human factors in In-vehicle Intelligent Transport Information System (ITIS) and reveals the consequence of the effect of ITIS on driver-vehicle interface. On the basis of driving situation awareness, the ecological driver-vehicle interface analysis and optimization design for digital driving environment is performed, including the design principals, contexts and procedures. The objective is to design an ecological driver-vehicle interface with intelligent characteristics for new generation vehicle.
We present a survey of our recent research on the development of haptic interfaces for simulating creative processes with digital media, including 3D multiresolution modeling and 2D and 3D painting. We discuss the des...
详细信息
We present a survey of our recent research on the development of haptic interfaces for simulating creative processes with digital media, including 3D multiresolution modeling and 2D and 3D painting. We discuss the design issues involved and lessons learned. Based on the preliminary user studies, we observe that haptic interfaces can improve the level of usability of digitaldesign systems and assist in capturing the feel of creative processes.
This paper concerns the design, the implementation and the validation of a fully integrated preamplifier dedicated to ultrasonic receivers. The preamplification technique is based on two amplification stages: a logari...
详细信息
This paper concerns the design, the implementation and the validation of a fully integrated preamplifier dedicated to ultrasonic receivers. The preamplification technique is based on two amplification stages: a logarithmic stage called True Logarithmic Amplifier (TLA) and a programmable-gain module built around a Timing Gain Compensator (TGC). The TLA largely amplifies small amplitude signals, and moderately the large amplitude ones. However, the TGC is used to compensate signal attenuation caused by its traveling several human body tissues. Those main building blocks of an ultrasonic receiver are realized using CMOS 0.35 /spl mu/m technology. Spectre simulations of both the TLA and TGC show unity gain bandwidths of 100 MHz and 127 MHz respectively when driving a load of 1 pF. Measurements of the fabricated chip are done in our laboratory using an external digital controller programmed in FPGA. The total chip area is 7.2 mm/sup 2/ including the digital part needed to program the TGC.
Currents associated with high-speed digital devices have significant impacts on EMI problems in VLSI design and operation. In this paper, a simple transmission line model was implemented as an initial step to represen...
详细信息
Currents associated with high-speed digital devices have significant impacts on EMI problems in VLSI design and operation. In this paper, a simple transmission line model was implemented as an initial step to represent the EMI mechanisms associated with an IC package. Numerical modeling results were compared with near field scanning measurements and show that the magnetic field deduced from the measurements agrees well with the numerical predictions.
This paper presents a system-level approach for modelling and implementing hardware-software systems, which contain Run-Time Reconfigurable (RTR) hardware. The developed technique provides management and scheduling of...
详细信息
This paper presents a system-level approach for modelling and implementing hardware-software systems, which contain Run-Time Reconfigurable (RTR) hardware. The developed technique provides management and scheduling of RTR tasks from system-level simulations to synthesizable VHDL descriptions. The developed technique was implemented using OCAPI-xl - a system-level modelling and implementation tool based on C + + libraries. The proposed approach allows designers to explore the tradeoffs between implementation of system partitions in software, static hardware, and RTR hardware. After the system has been partitioned, an OCAPI-xl-based design flow can be utilized for implementation of all the system components.
This paper presents a new hierarchical facial model that conforms to the human anatomy for realistic and fast 3D facial expression synthesis. The facial model has a skin/muscle/skull structure. The deformable skin mod...
详细信息
This paper presents a new hierarchical facial model that conforms to the human anatomy for realistic and fast 3D facial expression synthesis. The facial model has a skin/muscle/skull structure. The deformable skin model uses a kind of nonlinear spring to directly simulate the nonlinear visco-elastic behavior of soft tissue, and a new kind of edge repulsion spring is developed to prevent model collapse. The incorporation of the skull extends the scope of facial motion and facilitates facial muscle construction. The construction of facial muscles is achieved by using an efficient muscle mapping approach that ensures different muscles to be located at the anatomically correct positions. For computational efficiency, we devise an adaptive simulation algorithm which uses either a semi-implicit integration scheme or a quasi-static solver to compute the relaxation by traversing the designed data structures in a breadth-first order. The algorithm runs in real-time and has successfully synthesized realistic facial expressions.
A novel low power silicon-on-insulator (SOI) CMOS digital mixer circuit that is small, fully integrable and easily implemented is presented. This circuit is for use in a microbalance counter circuit (MBC) that operate...
详细信息
A novel low power silicon-on-insulator (SOI) CMOS digital mixer circuit that is small, fully integrable and easily implemented is presented. This circuit is for use in a microbalance counter circuit (MBC) that operates at temperatures up to 180 degrees Celsius for petroleum industry well logging applications and has a measurement acquisition time of 2.4 seconds and a frequency resolution of 59 nHz when measuring 7 MHz signals. The digital mixer circuit eliminates the need for an analog mixer and bulky, temperature sensitive low pass filter components. This paper focuses on modeling and analysis of the metastable behavior and measurement inaccuracy caused by input phase jitter of the digital mixer. There is a risk of miscount due to jitter in the input signals. This paper explains how to model this risk and generate design parameters given the user's criteria for maximum risk of count errors.
In this paper a new technique for functional verification of VHDL-AMS descriptions is proposed. The technique is based on combining an equivalence checker, an analog simulator, and a term rewriting engine in a single ...
详细信息
In this paper a new technique for functional verification of VHDL-AMS descriptions is proposed. The technique is based on combining an equivalence checker, an analog simulator, and a term rewriting engine in a single tightly coupled verification environment. The proposed method verifies the equivalence between two VHDL-AMS architectures describing alternative implementations or different abstraction levels for the same A/MS design entity. The verification process is based on building comparator circuits for the analog outputs and miter circuits for the digital outputs. The miter circuit is verified using a novel SAT/BDD equivalence checking algorithm. The analog comparator circuit is verified using a set of rewriting rules. The equivalence of D/A & A/D converters is proved using a matching procedure.
In the medical field and in biotechnology application, a new type of human scale teleoperating system that can carry out three-dimensional high-speed micromanipulation has urgently been demanded. It is our purpose to ...
详细信息
In the medical field and in biotechnology application, a new type of human scale teleoperating system that can carry out three-dimensional high-speed micromanipulation has urgently been demanded. It is our purpose to develop a new type of human scale operating system for micro-operation that can manipulate a microobject. In this paper, we deal with a human scale teleoperating system. In order to operate microobject in human scale, the working table and micromanipulator with multiple DOF are required. So we propose a macro/micro mechanism for the system. First, we design a precision parallel micromechanism with 6-DOF (10 /spl mu/m moving range, 10 nm resolving power), and compose the macro/micro mechanism. Then, we also did the complex control for the macro/micro mechanism. The experimental results indicate that the proposed macro/micro mechanism can be controlled by teleoperation, and it is very useful for human scale micro-operation system.
Gives an introduction to SDV/sup 2/ (SMU Dynamic Verilog Visualization), a software tool for dynamic visualization of Verilog simulations currently developed at SMU. Conventional Verilog simulators focus on computing ...
详细信息
Gives an introduction to SDV/sup 2/ (SMU Dynamic Verilog Visualization), a software tool for dynamic visualization of Verilog simulations currently developed at SMU. Conventional Verilog simulators focus on computing and displaying waveforms for selected signal values over time. The SDV/sup 2/ tool additionally allows to schematically visualize the module structure of a system described in Verilog and to animate signal propagations between module interfaces as dynamic transitions in the schematics. The dynamic visualization enhances conventional debugging of systems developed in Verilog hardware description language and simplifies the understanding of their dynamic behavior, which is useful both in educational and in industrial settings. In this paper we are describing the basic functionality of the SDV/sup 2/ tool and we give some insight regarding the implementation structure.
暂无评论