Reducing power consumption of communication networks is an important optimization goal in many application domains, ranging from large-scale simulation codes to embedded multi-media applications. Most of the prior eff...
详细信息
ISBN:
(纸本)078039254X
Reducing power consumption of communication networks is an important optimization goal in many application domains, ranging from large-scale simulation codes to embedded multi-media applications. Most of the prior efforts on network power optimization are hardware-based schemes. These schemes are predictive by definition as they control communication link status based on the observations made in the past. Since prediction may not be very accurate most of the time, these approaches can result in overheads in terms of both performance and power. This paper proposes a compiler-driven approach to communication link voltage management. In this approach, an optimizing compiler analyzes the application code and extracts the data communication pattern among parallel processors. This information along with network topology is used for identifying the link access patterns. These patterns and the inherent data dependence information of the underlying code help the compiler decide the optimum voltages/frequencies to be used for communication links at a given time frame. Our focus in this work is on loop-intensive codes which frequently appear in data intensive video and image processing. We exploit the regularity in data accesses of these codes to abstract out their inter-processor communication patterns, which in turn enable us select the most appropriate voltage/frequency level to employ for each communication link at any time.
Placement migration is a critical step to address a variety of post-placement design closure issues, such as timing, routing congestion, signal integrity, and heat distribution. To fix a design problem, one would like...
详细信息
The proceedings contain 145 papers. The topics discussed include: storage assignment during high-level synthesis for configurable architectures;performance-driven read-after-write dependencies softening in high-level ...
详细信息
ISBN:
(纸本)078039254X
The proceedings contain 145 papers. The topics discussed include: storage assignment during high-level synthesis for configurable architectures;performance-driven read-after-write dependencies softening in high-level synthesis;an exact algorithm for the maximal sharing of partial terms in multiple constant multiplications;post-placement rewiring and rebuffering by exhaustive search for functional symmetries;wirelength optimization by optimal block orientation;parametric test development for RF circuits targeting physical fault locations and using specification-based fault definitions;test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs;a cocktail approach on random access scan toward low power and high efficiency test;a statistical study of the effectiveness of BIST jitter measurement techniques;the circuit design of the synergistic processor element of a CELL processor;and a layout dependent full-chip copper electroplating topography model.
Due to the extremely large size of power grids, IR drop analysis has become a computationally challenging problem both in terms of runtime and memory usage. Although IR drop analysis can be naturally formulated as the...
详细信息
The proceedings contain 135 papers from the ICCAD - 2004 - ieee/acminternationalconference on computer-aided Design, digest of Technical Papers. The topics discussed include: statistical design and optimization of S...
详细信息
The proceedings contain 135 papers from the ICCAD - 2004 - ieee/acminternationalconference on computer-aided Design, digest of Technical Papers. The topics discussed include: statistical design and optimization of SRAM cell for yield enhancement;DAG-aware circuit compression for formal verification;dynamic transition relation simplification for bounded property checking;fast simulation of VLSI interconnects;a soft error rate analysis (SERA) methodology;the care and feeding of your statistical static timer;a robust cell-level crosstalk delay change analysis;delay noise pessimism reduction by logic correlations;debugging sequential circuits using Boolean satisfiability;and towards formal verification of analog designs.
Boolean logic minimization is being increasingly applied to new applications which demands very fast and frequent minimization services. These applications typically offer very limited computing and memory resources r...
详细信息
ISBN:
(纸本)0780387023
Boolean logic minimization is being increasingly applied to new applications which demands very fast and frequent minimization services. These applications typically offer very limited computing and memory resources rendering the traditional logic minimizers ineffective. We present a new approximate logic minimization algorithm based on ternary trie. We compare its performance with Espresso-II and ROCM logic minimizers for routing table compaction and demonstrate that it is 100 to 1000 times faster and can run with a data memory as little as 16KB. It is also found that proposed approach can support up to 25000 incremental updates per seconds positioning itself as an ideal on-chip logic minimization algorithm.
The problem of optimum design of tree-shaped power distribution networks with respect to the voltage drop effect is addressed in this paper. An approach for the width adjustment of the power lines supplying the circui...
详细信息
ISBN:
(纸本)0780387023
The problem of optimum design of tree-shaped power distribution networks with respect to the voltage drop effect is addressed in this paper. An approach for the width adjustment of the power lines supplying the circuit's major functional blocks is formulated, so that the network occupies the minimum possible area under specific voltage drop constraints at all blocks. The optimization approach is based on precise maximum current estimates derived by statistical means from recent advances in the field of extreme value theory. Experimental tests include the design of power grid for a choice of different topologies and voltage drop tolerances in a typical benchmark circuit.
We present a method for extracting comprehensive amplitude and phase macromodels of oscillators from their circuit descriptions. The macromodels are based on combining a scalar, nonlinear phase equation with a small l...
详细信息
ISBN:
(纸本)0780387023
We present a method for extracting comprehensive amplitude and phase macromodels of oscillators from their circuit descriptions. The macromodels are based on combining a scalar, nonlinear phase equation with a small linear time-varying system to capture slowly-dying amplitude variations. The comprehensive macromodels are able to correctly predict oscillator response in the presence of interference at far lower computational cost than that of full SPICE-level simulation. We also present an efficient numerical method for capturing injection locking in oscillators, thereby improving on the classic technique of Adler [1] in terms of accuracy and applicability to any kind of oscillator. We demonstrate the proposed techniques on LC and ring oscillators, comparing results from the macromodels against full SPICE-like simulation. Numerical experiments demonstrate speedups of orders of magnitude, while retaining excellent accuracy.
暂无评论