咨询与建议

限定检索结果

文献类型

  • 874 篇 会议
  • 11 篇 期刊文献

馆藏范围

  • 885 篇 电子文献
  • 0 种 纸本馆藏

日期分布

学科分类号

  • 626 篇 工学
    • 546 篇 计算机科学与技术...
    • 432 篇 软件工程
    • 261 篇 电气工程
    • 261 篇 电子科学与技术(可...
    • 78 篇 机械工程
    • 48 篇 控制科学与工程
    • 33 篇 信息与通信工程
    • 31 篇 动力工程及工程热...
    • 15 篇 材料科学与工程(可...
    • 14 篇 冶金工程
    • 14 篇 生物工程
    • 11 篇 生物医学工程(可授...
    • 10 篇 仪器科学与技术
    • 10 篇 化学工程与技术
    • 8 篇 建筑学
    • 5 篇 力学(可授工学、理...
    • 5 篇 光学工程
    • 5 篇 土木工程
  • 279 篇 理学
    • 237 篇 数学
    • 46 篇 物理学
    • 36 篇 统计学(可授理学、...
    • 16 篇 系统科学
    • 14 篇 化学
    • 14 篇 生物学
  • 46 篇 管理学
    • 42 篇 管理科学与工程(可...
    • 17 篇 工商管理
    • 4 篇 图书情报与档案管...
  • 11 篇 法学
    • 9 篇 社会学
  • 6 篇 经济学
    • 6 篇 应用经济学
  • 3 篇 农学
  • 2 篇 教育学
  • 2 篇 艺术学
  • 1 篇 医学

主题

  • 126 篇 computer aided d...
  • 82 篇 computer aided l...
  • 78 篇 computer science
  • 52 篇 computer archite...
  • 49 篇 timing
  • 41 篇 delay
  • 39 篇 permission
  • 37 篇 routing
  • 35 篇 very large scale...
  • 31 篇 circuit simulati...
  • 31 篇 integrated circu...
  • 30 篇 circuit testing
  • 30 篇 clocks
  • 30 篇 hardware
  • 27 篇 computational mo...
  • 27 篇 circuits
  • 26 篇 circuit faults
  • 25 篇 circuit synthesi...
  • 25 篇 energy consumpti...
  • 25 篇 algorithm design...

机构

  • 16 篇 computer science...
  • 8 篇 computer systems...
  • 8 篇 univ calif los a...
  • 7 篇 department of el...
  • 6 篇 department of el...
  • 5 篇 department of el...
  • 5 篇 stanford univ ca...
  • 5 篇 department of co...
  • 5 篇 department of co...
  • 5 篇 computer science...
  • 5 篇 department of co...
  • 4 篇 ucla united stat...
  • 4 篇 school of comput...
  • 4 篇 beijing advanced...
  • 4 篇 univ of californ...
  • 4 篇 electrical and c...
  • 4 篇 department of el...
  • 4 篇 department of el...
  • 4 篇 synopsys inc. mo...
  • 4 篇 school of integr...

作者

  • 16 篇 cong jason
  • 14 篇 m. potkonjak
  • 9 篇 wong d.f.
  • 9 篇 m. sarrafzadeh
  • 8 篇 j. cong
  • 8 篇 d.f. wong
  • 7 篇 koh cheng-kok
  • 7 篇 c.l. liu
  • 7 篇 cheng chung-kuan
  • 7 篇 lim sung kyu
  • 6 篇 kahng andrew b.
  • 6 篇 anon
  • 6 篇 wong martin d.f.
  • 6 篇 sarrafzadeh maji...
  • 6 篇 d. kirovski
  • 5 篇 li peng
  • 5 篇 gang qu
  • 5 篇 gajski daniel d.
  • 5 篇 liu c.l.
  • 5 篇 potkonjak miodra...

语言

  • 842 篇 英文
  • 39 篇 其他
  • 4 篇 中文
检索条件"任意字段=IEEE/ACM International Conference on Computer Aide Digest"
885 条 记 录,以下是701-710 订阅
排序:
Architecture driven circuit partitioning
Architecture driven circuit partitioning
收藏 引用
ieee international conference on computer-aided Design
作者: Chau-Shen Chen TingTing Hwang C.L. Liu Department of Computer Science National Tsing Hua University Hsinchu Taiwan
We propose an architecture driven partitioning algorithm for netlists with multi terminal nets. Our target architecture is a multi FPGA emulation system with folded Clos network for board routing. Our goal is to minim... 详细信息
来源: 评论
Signature hiding techniques for FPGA intellectual property protection
Signature hiding techniques for FPGA intellectual property p...
收藏 引用
ieee international conference on computer-aided Design
作者: J. Lach W.H. Mangione-Smith M. Potkonjak Departments of Electrical Engineering University of California Los Angeles USA Computer Science University of California Los Angeles USA
This work presents the first known attempt to leverage the unique characteristics of FPGAs to protect commercial investments in intellectual property. A watermark is applied to the physical layout of a digital circuit... 详细信息
来源: 评论
Polynomial methods for component matching and verification
Polynomial methods for component matching and verification
收藏 引用
ieee international conference on computer-aided Design
作者: J. Smith G. de Micheli Computer Systems Laboratory University of Stanford Stanford CA USA
Component reuse requires designers to determine whether or not an existing component implements desired functionality. If a common structure is used to represent components that are described at multiple levels of abs... 详细信息
来源: 评论
Efficient encoding for exact symbolic automata-based scheduling
Efficient encoding for exact symbolic automata-based schedul...
收藏 引用
ieee international conference on computer-aided Design
作者: S. Haynal F. Brewer Department of Electrical and Computer Engineering University of California Santa Barbara USA
This paper presents an efficient encoding and automaton construction which improves performance of automata-based scheduling techniques. The encoding preserves knowledge of what operations occurred previously but excl... 详细信息
来源: 评论
Symbolic model checking of process networks using interval diagram techniques
Symbolic model checking of process networks using interval d...
收藏 引用
ieee international conference on computer-aided Design
作者: K. Strehl L. Thiele Computer Engineering and Networks Laboratory (TIK) Swiss Federal Institute of Technology Zurich Switzerland
In this paper, an approach to symbolic model checking of process networks is introduced. It is based on interval decision diagrams (IDDs), a representation of multi-valued functions. Compared to other model checking s... 详细信息
来源: 评论
A quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis
A quantitative approach to development and validation of syn...
收藏 引用
ieee international conference on computer-aided Design
作者: Chunho Lee M. Potkonjak Computer Science Department University of California Los Angeles CA USA
We present a quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis systems. The approach is built on the idea of quantitative benchmark selection. We briefly explain the ... 详细信息
来源: 评论
CMOS analog circuit stack generation with matching constraints
CMOS analog circuit stack generation with matching constrain...
收藏 引用
ieee international conference on computer-aided Design
作者: R. Naiknaware T. Fiez School of Electrical Engineering and Computer Science Washington State University Pullman WA USA
An efficient CMOS transistor stack generation procedure for analog circuits is described. The matching requirements are used as the primary constraint on the analog layout, however, parasitic capacitances and area con... 详细信息
来源: 评论
Tight integration of combinational verification methods
Tight integration of combinational verification methods
收藏 引用
ieee international conference on computer-aided Design
作者: J.R. Burch V. Singhal Cadence Berkeley Laboratories Berkeley CA USA
Combinational verification is an important piece of most equivalence checking tools. In the recent past, many combinational verification algorithms have appeared in the literature. Previous results show that these alg... 详细信息
来源: 评论
Hardware/software co-synthesis with memory hierarchies
Hardware/software co-synthesis with memory hierarchies
收藏 引用
ieee international conference on computer-aided Design
作者: Yanbing Li W. Wolf Department of Electrical Engineering Princeton University Princeton NJ USA
The paper introduces the first hardware/software co-synthesis algorithm of distributed real time systems that optimizes memory hierarchy along with the rest of the architecture. Our algorithm synthesize a set of real ... 详细信息
来源: 评论
Slicing floorplans with pre-placed modules
Slicing floorplans with pre-placed modules
收藏 引用
ieee international conference on computer-aided Design
作者: F.Y. Young D.F. Wong Department of Computer Sciences University of Texas Austin
Existing floorplanners that use slicing floorplans are efficient in runtime and yet can pack modules tightly. However, none of them can handle pre-placed modules. In this paper, we extend a well-known slicing floorpla... 详细信息
来源: 评论