Anti-virus software (AVS) tools are used to detect malware in a system. However, AVS are vulnerable to attacks. A malicious entity can exploit these vulnerabilities to subvert the AVS. Recently, hardware components su...
详细信息
Anti-virus software (AVS) tools are used to detect malware in a system. However, AVS are vulnerable to attacks. A malicious entity can exploit these vulnerabilities to subvert the AVS. Recently, hardware components such as hardware performance counters have been used for malware detection. In this article, we propose preempts malware by examining embedded processor traces (PREEMPT), a zero overhead, high-accuracy, low-latency technique to detect malware by repurposing embedded trace buffer (ETB), a debug hardware component available in most modern processors. The ETB is used for postsilicon validation and debug and allows us to control and monitor the internal activities of a chip, beyond what is provided by the input/output pins. PREEMPT combines these hardware-level observations with machine learning-based classifiers to preempt malware before it causes damage. The benefits of reusing ETB for malware detection include the increased robustness against attacks and no performance penalties. PREEMPT can detect malware on an OpenSPARC T1 core running Linux operating system with a F1-score of 96.6%.
The increase in renewable-energy-based generations, such as photovoltaic and wind turbines, inevitably leads to an increase in the number and capacity of inverters connected to the power system. This also increases th...
详细信息
The increase in renewable-energy-based generations, such as photovoltaic and wind turbines, inevitably leads to an increase in the number and capacity of inverters connected to the power system. This also increases the voltage on the inverter-connected and adjacent buses. By absorbing reactive power appropriately, it can suppress excessive voltage and increase the potential capacity of real power. Currently, most inverters connected to the power grid are set up in a way that does not involve adjusting the voltage at the point of connection. This means that the inverter controller's limiter settings have not significantly impacted the system's stability after a fault. This article examines the impact of reactive power absorption on grid-connected inverters' stability and limiter values' effects on stability. Additionally, to set the limiter values for a convenient inverter controller, the causes of instability are explained in a phasor diagram, and a method for setting the limiter values using this information is explained. The stability impact analysis and limiter value setting are carried out through accurate EMT model-based simulations. The infinite bus with the equivalent impedance is used for the stability analysis and limiter values setting, and the determined values are verified on the real power system. The simulation is conducted using the power systemcomputer-aideddesign and electromagnetic transient including dc.
This paper proposes a new parameter adjustment law for robust PID controlsystems with disturbance attenuation performance for polytopic uncertain multiple-input multiple-output (MIMO) systems. In the proposed design ...
详细信息
Tactile Internet based operations, e.g., telesurgery, rely on the human operator for end-to-end closed loop control to achieve accuracy. While feedback and control are subject to network latency and packet loss, criti...
详细信息
ISBN:
(纸本)9798350384482;9798350384475
Tactile Internet based operations, e.g., telesurgery, rely on the human operator for end-to-end closed loop control to achieve accuracy. While feedback and control are subject to network latency and packet loss, critical operations such as pose correction, fiducial marking, tremor reduction, etc. are tasks that should be carried out automatically and thus dispensing with these feedback signals from traversing the network to the other end. We design two edge intelligence algorithms hosted at P4 programmable end switches placed 400 km apart. These algorithms locally compute and command corrective signals. We implement these algorithms entirely on data plane on Netronome Agilio SmartNICs. "pose correction" is placed at the edge switch connected to an industrial robot gripping a tool. The round trip between transmitting force sensor array readings to the edge switch and receiving correct tip coordinates at the robot is shown to be less than 100 mu s. "tremor suppression" is placed at the edge switch connected to the operator. It suppresses physiological tremors, which improves the application's performance and also reduces the network load up to 99.9%. Our EdgeP4 framework allows edge intelligence modules to seamlessly switch between the algorithms based on the tasks being executed by devices connected to their ports.
We consider a microgrid system with sparse structure, where the security is susceptible to the impact of potential faults. To enhance the reliability and scalability of the microgrid system, this paper investigates th...
详细信息
2.5D chiplet systems have been proposed to improve the low manufacturing yield of large-scale chips. However, connecting the chiplets through an electronic interposer imposes a high traffic load on the interposer netw...
详细信息
ISBN:
(纸本)9781450392174
2.5D chiplet systems have been proposed to improve the low manufacturing yield of large-scale chips. However, connecting the chiplets through an electronic interposer imposes a high traffic load on the interposer network. Silicon photonics technology has shown great promise towards handling a high volume of traffic with low latency in intra-chip network-on-chip (NoC) fabrics. Although recent advances in silicon photonic devices have extended photonic NoCs to enable high bandwidth communication in 2.5D chiplet systems, such interposer-based photonic networks still suffer from high power consumption. In this work, we design and analyze a novel Reconfigurable power-efficient and congestion-aware Silicon-Photonic 2.5D Interposer network, called ReSiPI. Considering run-time traffic, ReSiPI is able to dynamically deploy inter-chiplet photonic gateways to improve the overall network congestion. ReSiPI also employs switching elements based on phase change materials (PCMs) to dynamically reconfigure and power-gate the photonic interposer network, thereby improving the network power efficiency. Compared to the best prior state-of-the-art 2.5D photonic network, ReSiPI demonstrates, on average, 37% lower latency, 25% power reduction, and 53% energy minimization in the network.
With the rapid development of IoT and embedded technologies, the construction of smart wards has become a key focus in modern healthcare. This study aims to design a smart ward simulation system based on an ARM proces...
详细信息
In engineering, the performance of data-driven transient stability assessment of power systems will continue to deteriorate due to factors such as communication delays and dense channel failures, as well as the proble...
详细信息
This paper presents the design and testing of a voice-activated cleaning system for home automation. The system allows users to control a floor cleaning robot using voice commands. The robot is equipped with a Bluetoo...
详细信息
This paper considers the class of positive singular systems and provides a new approach to achieve stabilization and observer design with positivity constraints. First, the connection between singular systems and its ...
详细信息
暂无评论