We consider a microgrid system with sparse structure, where the security is susceptible to the impact of potential faults. To enhance the reliability and scalability of the microgrid system, this paper investigates th...
详细信息
This paper presents the design and testing of a voice-activated cleaning system for home automation. The system allows users to control a floor cleaning robot using voice commands. The robot is equipped with a Bluetoo...
详细信息
A set of low-cost project schedule controlsystem based on BIM technology is established. This paper discusses the requirements analysis, function design, architecture and data warehouse design. ARM7 SCM, LCD module, ...
详细信息
2.5D chiplet systems have been proposed to improve the low manufacturing yield of large-scale chips. However, connecting the chiplets through an electronic interposer imposes a high traffic load on the interposer netw...
详细信息
ISBN:
(纸本)9781450392174
2.5D chiplet systems have been proposed to improve the low manufacturing yield of large-scale chips. However, connecting the chiplets through an electronic interposer imposes a high traffic load on the interposer network. Silicon photonics technology has shown great promise towards handling a high volume of traffic with low latency in intra-chip network-on-chip (NoC) fabrics. Although recent advances in silicon photonic devices have extended photonic NoCs to enable high bandwidth communication in 2.5D chiplet systems, such interposer-based photonic networks still suffer from high power consumption. In this work, we design and analyze a novel Reconfigurable power-efficient and congestion-aware Silicon-Photonic 2.5D Interposer network, called ReSiPI. Considering run-time traffic, ReSiPI is able to dynamically deploy inter-chiplet photonic gateways to improve the overall network congestion. ReSiPI also employs switching elements based on phase change materials (PCMs) to dynamically reconfigure and power-gate the photonic interposer network, thereby improving the network power efficiency. Compared to the best prior state-of-the-art 2.5D photonic network, ReSiPI demonstrates, on average, 37% lower latency, 25% power reduction, and 53% energy minimization in the network.
This design is divided into two independent parts, both of which are controlled by the TM4C123G micro controller. The design includes modules such as machine vision module, gimbals module, power module, and so on. Fir...
详细信息
Spartan®6LXXilinx XA6SLX25-2FTG256Q as the control core, the system hardware mainly comprises a signal conditioning circuit, analog-to-digital conversion circuit (ADC), FPGA circuit, and communication circuit. Th...
详细信息
Neural-Network (NN) based compensation is a thoroughly investigated topic in automatic control. However, these approaches include the neural network inside the control loop. This paper proposes an alternative approach...
详细信息
ISBN:
(纸本)9781665476331
Neural-Network (NN) based compensation is a thoroughly investigated topic in automatic control. However, these approaches include the neural network inside the control loop. This paper proposes an alternative approach where the NN is external to the loop, making decisions on the parameters of a linear compensator in cascade with a plant to be controlled with a feedback system. The proposed model utilizes the adept sequence transduction capabilities of the Transformer architecture. This approach is used to design a discrete controller of any order to maximize available performance. This paper applies this method to simple plants without extreme dynamics and a plant with non-minimum phase and very high quality factor modes.
This design is based on the hardware circuit design of intelligent door lock in language C. The system consists of software part and hardware parts. The hardware part mainly includes five parts: face recognition modul...
详细信息
The basic design objectives of main control room of nuclear power plant are to provide the operator with timely, accurate and complete information on the functional status of the plant equipment and systems, with cons...
详细信息
Placement is a critical task with high computation complexity in VLSI physical design. Modern analytical placers formulate the placement objective as a nonlinear optimization task, which suffers a long iteration time....
详细信息
暂无评论