检索结果-内蒙古大学图书馆

您好，读者！请登录

内蒙古大学图书馆

首页
概况
党建
资源
服务
科研支持
- 论文收录引用证明
- 科技查新
知识产权
档案馆
帮助

咨询与建议

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

您的常用邮箱：*

您的手机号码：*

问题描述：

当前已输入0个字，您还可以输入200个字

全部搜索
期刊论文
图书
学位论文
标准
纸本馆藏
外文资源发现
数据库导航
超星发现

高级检索

时间限定

出版年份：

文献类型

图书期刊文献学位论文多媒体

馆藏选择

电子馆藏纸本馆藏

核心期刊

全部期刊 SCI 收录期刊 SSCI 收录期刊 EI 收录期刊 CSCD 收录期刊 CSSCI 收录期刊

语言

中文英文

文献类型

期刊文献图书学位论文标准纸本馆藏

帮助

文字说明：

T=题名（书名、题名），A=作者（责任者），K=主题词，P=出版物名称，PU=出版社名称，O=机构（作者单位、学位授予单位、专利申请人），L=中图分类号，C=学科分类号，U=全部字段，Y=年（出版发行年、学位年度、标准发布年）

检索规则说明：

AND代表“并且”；OR代表“或者”；NOT代表“不包含”；(注意必须大写,运算符两边需空一格)

检索范例：

范例一：(K=图书馆学 OR K=情报学) AND A=范并思 AND Y=1982-2016
范例二：P=计算机应用与软件 AND (U=C++ OR U=Basic) NOT K=Visual AND Y=2011-2016

分类表

所选分类

>> <<

限定检索结果

文献类型

16,567 篇 会议
127 篇 期刊文献
5 册 图书

馆藏范围

16,699 篇 电子文献
0 种 纸本馆藏

日期分布

学科分类号

8,337 篇 工学
- 7,321 篇 计算机科学与技术...
- 3,627 篇 软件工程
- 1,914 篇 电气工程
- 1,256 篇 信息与通信工程
- 1,010 篇 电子科学与技术（可...
- 554 篇 控制科学与工程
- 310 篇 动力工程及工程热...
- 222 篇 仪器科学与技术
- 218 篇 机械工程
- 212 篇 生物工程
- 172 篇 网络空间安全
- 167 篇 光学工程
- 153 篇 生物医学工程（可授...
- 124 篇 建筑学
- 113 篇 材料科学与工程（可...
- 112 篇 安全科学与工程
- 111 篇 环境科学与工程（可...
- 98 篇 交通运输工程
1,816 篇 理学
- 1,120 篇 数学
- 354 篇 物理学
- 259 篇 系统科学
- 240 篇 生物学
- 196 篇 统计学（可授理学、...
- 119 篇 化学
1,329 篇 管理学
- 1,046 篇 管理科学与工程(可...
- 497 篇 工商管理
- 382 篇 图书情报与档案管...
148 篇 经济学
- 147 篇 应用经济学
140 篇 医学
- 111 篇 临床医学
107 篇 法学
- 92 篇 社会学
58 篇 农学
29 篇 教育学
22 篇 文学
8 篇 军事学
3 篇 艺术学

主题

5,424 篇 computer archite...
2,014 篇 hardware
1,287 篇 high performance...
1,174 篇 computational mo...
978 篇 application soft...
928 篇 parallel process...
895 篇 concurrent compu...
892 篇 computer science
799 篇 bandwidth
705 篇 throughput
669 篇 delay
613 篇 field programmab...
582 篇 distributed comp...
572 篇 costs
530 篇 computer network...
511 篇 scalability
496 篇 cloud computing
455 篇 runtime
441 篇 kernel
436 篇 grid computing

机构

78 篇 university of ch...
37 篇 school of comput...
36 篇 ibm thomas j. wa...
36 篇 mathematics and ...
32 篇 college of compu...
29 篇 college of compu...
28 篇 georgia inst tec...
28 篇 department of co...
28 篇 state key labora...
28 篇 institute of com...
27 篇 tsinghua univers...
26 篇 school of comput...
26 篇 department of co...
23 篇 school of comput...
21 篇 univ chinese aca...
21 篇 mathematics and ...
20 篇 intel corp santa...
19 篇 georgia institut...
19 篇 oak ridge nation...
19 篇 barcelona superc...

作者

31 篇 dhabaleswar k. p...
17 篇 wayne luk
17 篇 dongarra jack
17 篇 hwu wen-mei w.
17 篇 yan solihin
17 篇 nam sung kim
17 篇 hari subramoni
16 篇 jason cong
16 篇 ninghui sun
16 篇 onur mutlu
16 篇 navaux philippe ...
16 篇 dally william j.
16 篇 chong frederic t...
15 篇 wang lei
15 篇 yu wang
15 篇 zomaya albert y.
15 篇 mateo valero
15 篇 jack dongarra
15 篇 kim nam sung
14 篇 lei wang

语言

16,527 篇 英文
116 篇 其他
54 篇 中文
1 篇 西班牙文
1 篇 葡萄牙文

检索条件"任意字段=IEEE International Symposium on Computer Architecture and High Performance Computing"

共 16699 条记录，以下是181-190 订阅

全选清除本页清除全部题录导出标记到"检索档案"

详细简洁

排序：

Design and Optimization of Configurable L1D Cache for high performance R-DSPs 4

Design and Optimization of Configurable L1D Cache for High P...

引用

4th international symposium on computer Technology and Information Science, ISCTIS 2024

作者： Li, Jinyu Wan, Jianghua XiangTan University School of Physics and Optoeletronics Xiangtan China Hunan Guliang Microelectronics Co. Ltd. Changsha China

ISBN: (纸本)9798350354560

This paper focuses on the high-performance and low-power design of the L1D Cache for DSP applications. It presents the overall architecture of the level-1 data cache, utilizing a dynamic cache optimization strategy. During runtime, relevant registers are configured to adaptively adjust the cache size. A dynamic bandwidth management design for multiple requests is proposed, optimizing the memory hierarchy, data transfer paths, and communication with external devices to maximize system performance and enhance fairness. Simulation results indicate that with the dynamic bandwidth management architecture, the average blocking time for the lowest priority requests is reduced by approximately 17.32%. © 2024 ieee.

关键词： Memory management

来源：评论

学校读者我要写书评

暂无评论

HAL: Hardware-assisted Load Balancing for Energy-efficient SNIC-Host Cooperative computing 51

HAL: Hardware-assisted Load Balancing for Energy-efficient S...

引用

ACM/ieee 51st Annual international symposium on computer architecture (ISCA)

作者： Huang, Jinghan Lou, Jiaqi Vanavasam, Srikar Kong, Xinhao Ji, Houxiang Jeong, Ipoom Zhuo, Danyang Lee, Eun Kyung Kim, Nam Sung Univ Illinois Urbana IL 61801 USA Duke Univ Durham NC USA IBM Res Yorktown Hts NY USA

ISBN: (纸本)9798350326598;9798350326581

A typical SmartNIC (SNIC) integrates a processor comprising Arm CPU and accelerators with a conventional NIC. The processor is designed to energy-efficiently execute network functions frequently used by datacenter applications. With such a processor, the SNIC has promised to notably improve the system-wide energy efficiency of datacenter servers. Nevertheless, the latest trend of integrating accelerators into server CPUs for these functions sparks a question on the SNIC processor's superiority over a host processor (i.e., server CPU with accelerators) in system-wide energy efficiency, especially under given tail latency constraints. Answering this question, we first take an Intel Xeon processor, integrated with various accelerators (e.g., QuickAssist Technology), as a host processor, and then compare it to an NVIDIA BlueField-2 SNIC processor. This uncovers that (1) the host accelerator, coupled with a more powerful memory subsystem, can outperform the SNIC accelerator, and (2) the SNIC processor can improve system-wide energy efficiency only at low packet rates for most functions under tail latency constraints. To provide high system-wide energy efficiency without compromising tail latency at any packet rates, we propose HAL, consisting of a hardware-based load balancer and an intelligent load balancing policy implemented inside the SNIC. When HAL determines that the SNIC processor cannot efficiently process a given function beyond a specific packet rate, it limits the rate of packets to the SNIC processor and lets the host processor handle the excess. We implement a HAL-enabled SNIC with a commodity FPGA and a BlueField-2 SNIC, plug it into a commodity server, and run 10 popular network functions. Our evaluation shows that HAL can improve the system-wide energy efficiency and throughput of the server running these functions by 31% and 10%, respectively, without notably increasing the tail latency.

关键词： Energy efficiency

来源：评论

学校读者我要写书评

暂无评论

A LLM Checkpointing System of the Hybrid Memory architecture 22

A LLM Checkpointing System of the Hybrid Memory Architecture

引用

22nd ieee international symposium on Parallel and Distributed Processing with Applications, ISPA 2024

作者： Chen, Gengbin Zhu, Yuan Li, Dingding Tang, Yong South China Normal University School of Computer Science Guangzhou510631 China

ISBN: (纸本)9798331509712

The training process of large language models (LLMs) sometimes may raise an error, often necessitating the usage of checkpointing mechanisms to save training states periodically. However, this can lead to a waste of training time and impact performance due to frequent I/O operations. Intel Optane Data Center Persistent Memory Module (DCPMM) is a novel memory device that combines non-volatility, high bandwidth, and low latency. Intuitively, deploying LLMs on DCPMM could enhance I/O performance, but the DCPMM cannot fully adapt to the current deep learning frameworks and the read/write granularity mismatch of DCPMM needs to be resolved. To this end, we propose PMCKPT, a checkpointing scheme customized for hybrid memory architectures (DRAM-PM). PMCKPT provides a storage engine to mitigate the impact of frequent I/O operations on training. Furthermore, PMCKPT ensures data persistence and consistency through a persistence scheme based on the persistent memory development kit (PMDK). Finally, it also incorporates a checkpointing management strategy to handle historical version checkpointing and optimize storage management. We implement PMCKPT in ChatGLM and the experimental results demonstrate that PMCKPT can effectively reduce training time by about 34% compared to traditional schemes which use SSDs. © 2024 ieee.

关键词： Memory architecture

来源：评论

学校读者我要写书评

暂无评论

Proceedings - 2024 ieee 31st international Conference on high performance computing, Data, and Analytics Workshops, HiPCW 2024

Proceedings - 2024 IEEE 31st International Conference on Hig...

引用

31st ieee international Conference on high performance computing, Data, and Analytics Workshops, HiPCW 2024

ISBN: (纸本)9798331509118

The proceedings contain 79 papers. The topics discussed include: designing a card game for computer science instructors to evaluate students’ parallel and distributed computing knowledge;a hands-on approach to teaching parallel and heterogeneous computing;efficient feature extraction for vision transformer model using a custom CNN accelerator;object detection for autonomous vehicles in adverse weather and varying lighting conditions using a hybrid YOLO approach;predictive modeling of performance variability in HPC applications;simulation-driven design of large-scale systems architecture;performance optimization on cxl products using in-house modeling and simulation toolchain;and hide mastermind using an intermediate connection on social network

关键词：

来源：评论

学校读者我要写书评

暂无评论

Piccolo: Large-Scale Graph Processing with Fine-Grained in-Memory Scatter-Gather 31

Piccolo: Large-Scale Graph Processing with Fine-Grained in-M...

引用

31st ieee international symposium on high performance computer architecture, HPCA 2025

作者： Shin, Changmin Song, Jaeyong Jang, Hongsun Kim, Dogeun Sung, Jun Kwon, Taehee Ju, Jae Hyung Liu, Frank Choi, Yeonkyu Lee, Jinho Seoul National University Department of Electrical and Computer Engineering Korea Republic of Old Dominion Univeristy School of Data Science United States Samsung Electronics Korea Republic of

ISBN: (纸本)9798331506476

Graph processing requires irregular, fine-grained random access patterns incompatible with contemporary off-chip memory architecture, leading to inefficient data access. This inefficiency makes graph processing an extremely memory-bound application. Because of this, existing graph processing accelerators typically employ a graph tiling-based or processing-in-memory (PIM) approach to relieve the memory bottleneck. In the tiling-based approach, a graph is split into chunks that fit within the on-chip cache to maximize data reuse. In the PIM approach, arithmetic units are placed within memory to perform operations such as reduction or atomic addition. However, both approaches have several limitations, especially when implemented on current memory standards (i.e., DDR). Because the access granularity provided by DDR is much larger than that of the graph vertex property data, much of the bandwidth and cache capacity are wasted. PIM is meant to alleviate such issues, but it is difficult to use in conjunction with the tiling-based approach, resulting in a significant disadvantage. Furthermore, placing arithmetic units inside a memory chip is expensive, thereby supporting multiple types of operation is thought to be impractical. To address the above limitations, we present Piccolo, an end-to-end efficient graph processing accelerator with fine-grained in-memory random scatter-gather. Instead of placing expensive arithmetic units in off-chip memory, Piccolo focuses on reducing the off-chip traffic with non-arithmetic function-in-memory of random scatter-gather. To fully benefit from in-memory scatter-gather, Piccolo redesigns the cache and miss-handling architecture (MHA) of the accelerator such that it can enjoy both the advantage of tiling and in-memory operations. Piccolo achieves a maximum speedup of 3.28 × and a geometric mean speedup of 1.62 ×, along with up to 59.7% reduction in energy consumption across various and extensive benchmarks. © 2025 ieee.

关键词： Memory architecture

来源：评论

学校读者我要写书评

暂无评论

A Survey of Fault Tolerance in Cloud computing

A Survey of Fault Tolerance in Cloud Computing

引用

2024 international symposium of Systems, Advanced Technologies and Knowledge, ISSATK 2024

作者： Elhajjej, Om Kolthoum Alyaoui, Nouha Dardouri, Samia Chabir, Karim Tunisia Higher Institute of Applied Sciences and Technology Computer Science and Telecommunications Department Zarroug Gafsa Tunisia Shaqra University College of Computing and Information Technology Department of Computer Science Saudi Arabia University of Carthage InnoV'COM Laboratory-Sup'Com Tunisia

ISBN: (纸本)9798331540173

This paper is designed to provide a comprehensive overview of the latest developments in fault tolerance methods for cloud computing. Maintaining high availability and reliability of cloud environments requires fault tolerance. This paper explores fault tolerance in the context of cloud computing and discusses recent challenges and innovations in the field. Moreover, it examines the ongoing research efforts to improve fault-tolerance architectures. At the end of the paper, the paper presents system-level metrics that are relevant to fault tolerance. © 2024 ieee.

关键词： Cloud computing architecture

来源：评论

学校读者我要写书评

暂无评论

An Investigative Study of WebAssembly performance in Cloud-to-Edge 1

An Investigative Study of WebAssembly Performance in Cloud-t...

引用

1st international symposium on Parallel computing and Distributed Systems, PCDS 2024

作者： Kakati, Sangeeta Brorsson, Mats University of Luxembourg SnT Luxembourg

ISBN: (纸本)9798350349658

Developing an application architecture that can fully utilize the resources available is essential for developers as cloud-to-edge computing keeps evolving. With its ability to operate on multiple architectures without interfering with the development process, WebAssembly has become a highly significant solution. This makes it easy for programmers to spread applications across various computer systems. To make the WebAssembly binaries work, a runtime is required. In this paper, the tests are run using the existing Wasmtime runtime and the SightGlass benchmark suite. We compare the cycle counts for the benchmarks' compilation, instantiation, and execution phases using performance counters during the evaluation stage. These tests have shown that WebAssembly is a highly effective tool that can help developers create applications that are both efficient and effective. Using WebAssembly, developers can create applications that can adapt to changing computing environments, making it possible to take full advantage of cloud-to-edge computing. Our experimental study investigated the performance of the wasmtime runtime on X86, ARM, and RISC-V architectures. Through the evaluation, we gained a valuable analysis of Wasm's performance characteristics. By examining architecture-specific outcomes, we demonstrated its capacity to fulfill the demands of a cross-architecture cloud-to-edge application framework. © 2024 ieee.

关键词： Cloud computing architecture

来源：评论

学校读者我要写书评

暂无评论

DEEPVM: Integrating Spot and On-Demand VMs for Cost-Efficient Deep Learning Clusters in the Cloud 24

DEEPVM: Integrating Spot and On-Demand VMs for Cost-Efficien...

引用

24th ieee/ACM international symposium on Cluster, Cloud, and Internet computing (CCGrid)

作者： Kim, Yoochan Kim, Kihyun Cho, Yonghyeon Kim, Jinwoo Khan, Awais Kang, Ki-Dong An, Baik-Song Cha, Myung-Hoon Kim, Hong-Yeon Kim, Youngjae Sogang Univ Dept Comp Sci & Engn Seoul South Korea Oak Ridge Natl Lab Oak Ridge TN USA ETRI Daejeon South Korea LG Elect Seoul South Korea

ISBN: (纸本)9798350395679;9798350395662

Distributed Deep Learning (DDL), as a paradigm, dictates the use of GPU-based clusters as the optimal infrastructure for training large-scale Deep Neural Networks (DNNs). However, the high cost of such resources makes them inaccessible to many users. Public cloud services, particularly Spot Virtual Machines (VMs), offer a cost-effective alternative, but their unpredictable availability poses a significant challenge to the crucial checkpointing process in DDL. To address this, we introduce DEEPVM, a novel solution that recommends cost-effective cluster configurations by intelligently balancing the use of Spot and On-Demand VMs. DEEPVM leverages a four-stage process that analyzes instance performance using the FLOPP (FLoating-point Operations Per Price) metric, performs architecture-level analysis with linear programming, and identifies the optimal configuration for the user-specific needs. Extensive simulations and real-world deployments in the AWS environment demonstrate that DEEPVM consistently outperforms other policies, reducing training costs and overall makespan. By enabling cost-effective checkpointing with Spot VMs, DEEPVM opens up DDL to a wider range of users and facilitates a more efficient training of complex DNNs.

关键词： Cloud computing Distributed Deep Learning Checkpoint-Restart

来源：评论

学校读者我要写书评

暂无评论

To Cross, or Not to Cross Pages for Prefetching? 31

To Cross, or Not to Cross Pages for Prefetching?

引用

31st ieee international symposium on high performance computer architecture, HPCA 2025

作者： Vavouliotis, Georgios Torrents, Marti Grot, Boris Kalaitzidis, Kleovoulos Peled, Leeor Casas, Marc Barcelona Supercomputing Center Spain Computing Systems Lab Huawei Zurich Research Center Switzerland University of Edinburgh United Kingdom Boole Lab Huawei Tel-Aviv Research Center Israel Universitat Politecnica de Catalunya Spain

ISBN: (纸本)9798331506476

Despite processor vendors reporting that cache prefetchers operating with virtual addresses are permitted to cross page boundaries, academia is focused on optimizing cache prefetching for patterns within page boundaries. This work reveals that page-cross prefetching at the first-level data cache (L1D) is seldom beneficial across different execution phases and workloads while showing that state-of-the-art L1D prefetchers are not very accurate at prefetching across page boundaries. In response, we propose M O K A, a holistic framework for designing Page-Cross Filters, i.e., microarchitectural schemes that ensure effective and accurate prefetching across page boundaries. MOKA combines (i) hashed perceptron predictors that use prefetcher-independent program features, (ii) predictors that adapt decisions based on the system state (e.g., TLB pressure), and (iii) a scheme to dynamically optimize predictions across different execution phases and workload types. We use the MOKA framework to prototype a Page-Cross Filter, named DRIPPER, for three relevant L1D prefetchers (Berti [60], IPCP [61], BOP [57]). We show that DRIPPER accurately enables pagecross prefetching only when it is beneficial for performance. For instance, Berti [60] (state-of-the-art prefetcher) combined with DRIPPER improves single-core geomean performance over Berti that always permits page-cross prefetches and Berti that always discards page-cross prefetches by {1.7%}({1. 2%}) and {2.5%}({2.1%}) across 218 seen (178 unseen) workloads, respectively. Across 300 8 -core mixes, the corresponding geomean speedups are 2.0% and 3.3%. Finally, we show that DRIPPER provides consistent benefits when both 4KB pages and 2MB large pages are used. © 2025 ieee.

关键词： Virtual addresses

来源：评论

学校读者我要写书评

暂无评论

MGC: Multiple-Gray-Code for 3D NAND Flash based high-Density SSDs 29

MGC: Multiple-Gray-Code for 3D NAND Flash based High-Density...

引用

29th ieee international symposium on high-performance computer architecture (HPCA)

作者： Lv, Yina Shi, Liang Li, Qiao Gao, Congming Song, Yunpeng Luo, Longfei Zhang, Youtao Minist Educ Software Hardware Co Design Engn Res Ctr Shanghai Peoples R China East China Normal Univ Sch Comp Sci & Technol Shanghai Peoples R China Xiamen Univ Sch Informat Xiamen Peoples R China Univ Pittsburgh Comp Sci Dept Pittsburgh PA USA

ISBN: (纸本)9781665476522

QLC (4-bit-per-cell) and more-bit-per-cell 3D NAND flash memories are increasingly adopted in large storage systems. While achieving significant cost reduction, these memories face degraded performance and reliability issues. The industry has adopted two-step programming (TSP), rather than one-step programming, to perform fine-granularity program control and choose gray-code encoding, as well as LDPC (Low-Density Parity-Check Code) for error correction. Different flash manufacturers often integrate different gray-codes in their products, which exhibit different performance and reliability characteristics. Unfortunately, a fixed gray-code encoding design lacks the ability to meet the dynamic read and program performance requirements at both application and device levels. In this paper, we propose MGC, a multiple-gray-code encoding strategy, that adaptively chooses the best gray-code to meet the optimization goals at runtime. In particular, MGC first extracts the performance and reliability requirements based on application-level access patterns and detects the reliability degree of SSD. It then determines the appropriate gray-code to encode the data, either from host/user application or due to garbage collection, before writing the pages to the flash memory. MGC is integrated in FTL (flash translation layer) and enhances the flash controller to enable runtime gray-code arbitration. We evaluate the proposed MGC scheme. The results show that MGC achieves better performance and lifetime guarantee compared with state-of-the-arts and introduces little overhead.

关键词： Storage System 3D NAND Flash Gray-Code Reliability performance

来源：评论

学校读者我要写书评

暂无评论

没有更多数据了...

全选清除本页清除全部题录导出标记到“检索档案”

共500页 << < 15 16 17 18 19 20 21 22 23 24 > >>

检索报告对象比较合并检索0

隐藏清空

合并搜索

回到顶部

执行限定条件

内容：

评分：

请选择保存的检索档案：

请选择收藏分类：

订阅名称：

通借通还

温馨提示：

图书名称：

借书校区：

取书校区：

手机号码：

邮箱地址：

一卡通帐号：

电话和邮箱必须正确填写，我们会与您联系确认。

联系人：

所在院系：

联系邮箱：

联系电话：

内蒙古自治区呼和浩特市赛罕区大学西街235号邮编: 010021

建议与咨询 留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

时间限定

文献类型

馆藏选择

核心期刊

语言

文献类型

帮助

文字说明：

检索规则说明：

检索范例：

分类表

所选分类

限定检索结果

文献类型

馆藏范围

日期分布

学科分类号

主题

机构

作者

语言

请选择保存的检索档案： 新增检索档案 确定 取消

请选择收藏分类： 新增自定义分类 确定 取消

通借通还

建议与咨询留下您的常用邮箱和电话号码，以便我们向您反馈解决方案和替代方法

请选择保存的检索档案：

请选择收藏分类：